JP2010272836A - 放熱基板およびその製造方法 - Google Patents
放熱基板およびその製造方法 Download PDFInfo
- Publication number
- JP2010272836A JP2010272836A JP2009187185A JP2009187185A JP2010272836A JP 2010272836 A JP2010272836 A JP 2010272836A JP 2009187185 A JP2009187185 A JP 2009187185A JP 2009187185 A JP2009187185 A JP 2009187185A JP 2010272836 A JP2010272836 A JP 2010272836A
- Authority
- JP
- Japan
- Prior art keywords
- hole
- core substrate
- core
- substrate
- heat dissipation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4641—Manufacturing multilayer circuits by laminating two or more circuit boards having integrally laminated metal sheets or special power cores
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
- H05K1/056—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an organic insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/44—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits
- H05K3/445—Manufacturing insulated metal core circuits or other insulated electrically conductive core circuits having insulated holes or insulated via connections through the metal core
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Thermal Sciences (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
【解決手段】絶縁部材114と、絶縁部材114の上部に取り付けられた、第1ビアホール104aおよび第1スルーホール106aの内壁を含んで表面に第1陽極酸化絶縁膜108aが形成された第1のメタルコア102aに第1回路層110aが形成された第1コア基板112aと、第1コア基板112aと電気的に連結され、絶縁部材114の下部に取り付けられた、第2ビアホール104bおよび第2スルーホール106bの内壁を含んで表面に第2陽極酸化絶縁膜108bが形成された第2メタルコア102bに第2回路層110bが形成された第2コア基板112bとを含んでなる、放熱基板を提供する。
【選択図】図7
Description
図7は本発明の好適な実施例に係る放熱基板の断面図である。次に、図7を参照して本実施例に係る放熱基板100について説明する。
図8〜図15は本発明の好適な実施例に係る放熱基板の製造方法を工程の順序通りに示す工程断面図である。本発明に係る放熱基板の製造方法は、メタルコアに陽極酸化絶縁膜が形成された2層構造のコア基板を2つ製造し、この2つのコア基板を、絶縁部材を介して付着させた後、互いに連結することにより、2つのメタルコアを備えた4層構造の放熱基板を製造することを特徴とする。以下では4層構造の放熱基板を製造することを中心に記述されるが、同一の原理によって6層または8層などの多層構造の放熱基板を製造することができるのは当然であろう。以下、図8〜図15を参照して、本実施例に係る放熱基板の製造方法について具体的に説明する。
104a、104b ビアホール
106a、106b スルーホール
108a、108b 陽極酸化絶縁膜
110a、110b 回路層
112a、112b コア基板
114 絶縁部材
116 第3スルーホール
118 全層貫通ホール
120 導電性材料
Claims (8)
- 絶縁部材と、
前記絶縁部材の上部に取り付けられた、第1ビアホールおよび第1スルーホールの内壁を含んで表面に第1陽極酸化絶縁膜が形成された第1のメタルコアに第1回路層が形成された第1コア基板と、
前記第1コア基板と電気的に連結され、前記絶縁部材の下部に取り付けられた、第2ビアホールおよび第2スルーホールの内壁を含んで表面に第2陽極酸化絶縁膜が形成された第2メタルコアに第2回路層が形成された第2コア基板とを含んでなることを特徴とする、放熱基板。 - 前記第1スルーホールと前記第2スルーホールとの間の前記絶縁部材が除去されることにより、前記第1スルーホールおよび前記第2スルーホールに連結される全層貫通ホールを形成し、
前記全層貫通ホールに導電性材料が介在されることにより、前記第1コア基板の前記第1回路層と前記第2コア回路層の前記第2回路層とは電気的に連結されていることを特徴とする、請求項1に記載の放熱基板。 - 前記導電性材料は前記全層貫通ホールの内壁または内部に形成されたメッキ層、または導電性ペーストであることを特徴とする、請求項2に記載の放熱基板。
- 前記メタルコアはアルミニウムまたはアルミニウム合金であることを特徴とする、請求項1に記載の放熱基板。
- 前記陽極酸化絶縁膜はアルミニウム陽極酸化膜(Al2O3)であることを特徴とする、請求項1に記載の放熱基板。
- (A)第1ビアホールおよび第1スルーホールの内壁を含んで表面に第1陽極酸化絶縁膜が形成された第1メタルコアに第1回路層が形成された第1コア基板を製造する段階と、
(B)第2ビアホールおよび第2スルーホールの内壁を含んで表面に第2陽極酸化絶縁膜が形成された第2メタルコアに第2回路層が形成された第2コア基板を製造する段階と、
(C)前記第1スルーホールおよび前記第2スルーホールが上下一致するように、前記第1コア基板および前記第2コア基板を配置した後、絶縁部材を用いて前記第1コア基板および前記第2基板を取り付ける段階と、
(D)前記第1スルーホールおよび前記第2スルーホールに充填された前記絶縁部材を除去し、前記第1スルーホールと前記第2スルーホールとの間の前記絶縁部材を除去することにより、全層貫通ホールを形成する段階と、
(E)前記全層貫通ホールに導電性材料をメッキまたは充填することにより、前記第1コア基板の第1回路層と前記第2コア基板の第2回路層とを連結する段階とを含んでなる、放熱基板の製造方法。 - 前記メタルコアはアルミニウムまたはアルミニウム合金であることを特徴とする、請求項6に記載の放熱基板の製造方法。
- 前記陽極酸化絶縁膜はアルミニウム陽極酸化膜(Al2O3)であることを特徴とする、請求項6に記載の放熱基板の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090044687A KR20100125805A (ko) | 2009-05-21 | 2009-05-21 | 방열기판 및 그 제조방법 |
KR10-2009-0044687 | 2009-05-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010272836A true JP2010272836A (ja) | 2010-12-02 |
JP5140046B2 JP5140046B2 (ja) | 2013-02-06 |
Family
ID=43123816
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009187185A Expired - Fee Related JP5140046B2 (ja) | 2009-05-21 | 2009-08-12 | 放熱基板およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20100294543A1 (ja) |
JP (1) | JP5140046B2 (ja) |
KR (1) | KR20100125805A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101332032B1 (ko) * | 2011-12-21 | 2013-11-22 | 삼성전기주식회사 | 방열기판 및 방열기판의 제조방법 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8104171B2 (en) * | 2008-08-27 | 2012-01-31 | Advanced Semiconductor Engineering, Inc. | Method of fabricating multi-layered substrate |
KR20100125805A (ko) * | 2009-05-21 | 2010-12-01 | 삼성전기주식회사 | 방열기판 및 그 제조방법 |
KR101018109B1 (ko) * | 2009-08-24 | 2011-02-25 | 삼성전기주식회사 | 다층 배선 기판 및 그의 제조방법 |
KR101077359B1 (ko) * | 2009-09-23 | 2011-10-26 | 삼성전기주식회사 | 방열회로기판 및 그 제조방법 |
KR20120109573A (ko) * | 2009-12-25 | 2012-10-08 | 후지필름 가부시키가이샤 | 절연 기판, 절연 기판의 제조 방법, 배선의 형성 방법, 배선 기판 및 발광 소자 |
KR101109359B1 (ko) * | 2010-06-14 | 2012-01-31 | 삼성전기주식회사 | 방열기판 및 그 제조방법 |
KR101156840B1 (ko) * | 2010-07-01 | 2012-06-18 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR101204187B1 (ko) * | 2010-11-02 | 2012-11-23 | 삼성전기주식회사 | 소성 접합을 이용한 파워 모듈 및 그 제조 방법 |
KR101237668B1 (ko) | 2011-08-10 | 2013-02-26 | 삼성전기주식회사 | 반도체 패키지 기판 |
TW201517335A (zh) * | 2013-10-24 | 2015-05-01 | 羅傑斯公司 | 熱處理電路材料、其製造方法及由其所形成的製品 |
KR20160013706A (ko) * | 2014-07-28 | 2016-02-05 | 삼성전기주식회사 | 인쇄회로기판 및 인쇄회로기판의 제조 방법 |
KR102548609B1 (ko) * | 2016-04-22 | 2023-06-28 | 엘지이노텍 주식회사 | 인쇄회로기판 |
US10804251B2 (en) | 2016-11-22 | 2020-10-13 | Cree, Inc. | Light emitting diode (LED) devices, components and methods |
KR102603297B1 (ko) * | 2023-08-03 | 2023-11-17 | (주)일렉팜 | 고방열, 고기능성, 고집적 led조명을 위한 양면 방열기판및 이를 제조하는 방법 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5630791A (en) * | 1979-08-22 | 1981-03-27 | Fujitsu Ltd | Multilayer printed board |
JPH02288396A (ja) * | 1989-04-17 | 1990-11-28 | Internatl Business Mach Corp <Ibm> | 多層回路カード構造 |
JPH04168794A (ja) * | 1990-10-31 | 1992-06-16 | Sharp Corp | 多層プリント配線板の製造方法 |
JPH10303560A (ja) * | 1997-04-25 | 1998-11-13 | Hitachi Chem Co Ltd | 配線板の製造方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3436819A (en) * | 1965-09-22 | 1969-04-08 | Litton Systems Inc | Multilayer laminate |
US3514538A (en) * | 1968-11-01 | 1970-05-26 | Intern Electronics Research Co | Thermal dissipating metal core printed circuit board |
US3795047A (en) * | 1972-06-15 | 1974-03-05 | Ibm | Electrical interconnect structuring for laminate assemblies and fabricating methods therefor |
DE3035749A1 (de) * | 1980-09-22 | 1982-05-06 | Siemens AG, 1000 Berlin und 8000 München | Waermeableitende leiterplatten |
JPS61159793A (ja) * | 1984-12-31 | 1986-07-19 | 株式会社 アサヒ化学研究所 | 基板に導電回路を形成する方法 |
US4803450A (en) * | 1987-12-14 | 1989-02-07 | General Electric Company | Multilayer circuit board fabricated from silicon |
US5534356A (en) * | 1995-04-26 | 1996-07-09 | Olin Corporation | Anodized aluminum substrate having increased breakdown voltage |
US6995322B2 (en) * | 2003-01-30 | 2006-02-07 | Endicott Interconnect Technologies, Inc. | High speed circuitized substrate with reduced thru-hole stub, method for fabrication and information handling system utilizing same |
TW579665B (en) * | 2003-04-23 | 2004-03-11 | Via Tech Inc | Vertical routing structure |
US7404251B2 (en) * | 2006-04-18 | 2008-07-29 | International Business Machines Corporation | Manufacture of printed circuit boards with stubless plated through-holes |
KR20080111316A (ko) * | 2007-06-18 | 2008-12-23 | 삼성전기주식회사 | 메탈코어를 갖는 방열 기판 및 그 제조방법 |
KR20100125805A (ko) * | 2009-05-21 | 2010-12-01 | 삼성전기주식회사 | 방열기판 및 그 제조방법 |
-
2009
- 2009-05-21 KR KR1020090044687A patent/KR20100125805A/ko not_active Application Discontinuation
- 2009-08-11 US US12/539,527 patent/US20100294543A1/en not_active Abandoned
- 2009-08-12 JP JP2009187185A patent/JP5140046B2/ja not_active Expired - Fee Related
-
2012
- 2012-06-28 US US13/536,815 patent/US20120273116A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5630791A (en) * | 1979-08-22 | 1981-03-27 | Fujitsu Ltd | Multilayer printed board |
JPH02288396A (ja) * | 1989-04-17 | 1990-11-28 | Internatl Business Mach Corp <Ibm> | 多層回路カード構造 |
JPH04168794A (ja) * | 1990-10-31 | 1992-06-16 | Sharp Corp | 多層プリント配線板の製造方法 |
JPH10303560A (ja) * | 1997-04-25 | 1998-11-13 | Hitachi Chem Co Ltd | 配線板の製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101332032B1 (ko) * | 2011-12-21 | 2013-11-22 | 삼성전기주식회사 | 방열기판 및 방열기판의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
US20120273116A1 (en) | 2012-11-01 |
JP5140046B2 (ja) | 2013-02-06 |
US20100294543A1 (en) | 2010-11-25 |
KR20100125805A (ko) | 2010-12-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5140046B2 (ja) | 放熱基板およびその製造方法 | |
KR101018109B1 (ko) | 다층 배선 기판 및 그의 제조방법 | |
KR100969412B1 (ko) | 다층 인쇄회로기판 및 그 제조방법 | |
JP2010103548A (ja) | 電子素子を内蔵した印刷回路基板及びその製造方法 | |
KR101095202B1 (ko) | 하이브리드형 방열기판 및 그 제조방법 | |
JP2006332449A (ja) | 多層プリント配線板及びその製造方法 | |
JP4693861B2 (ja) | 放熱印刷回路基板及びその製造方法 | |
KR101167427B1 (ko) | 양극산화 방열기판 및 그 제조방법 | |
JP2011082250A (ja) | 配線基板およびその製造方法 | |
JP2008124247A (ja) | 部品内蔵基板及びその製造方法 | |
KR100965341B1 (ko) | 인쇄회로기판의 제조방법 | |
KR20090094983A (ko) | 메탈코어 패키지와 이를 포함하는 다층 인쇄회로기판 및 그제조방법 | |
TW201444440A (zh) | 配線基板及其製造方法 | |
KR100752017B1 (ko) | 인쇄회로기판의 제조방법 | |
KR101055558B1 (ko) | 방열기판 및 그 제조방법 | |
KR101119259B1 (ko) | 하이브리드형 방열기판 및 그 제조방법 | |
KR101765906B1 (ko) | 아노다이징을 이용한 회로기판 및 그 제조 방법 | |
KR20080079384A (ko) | 능동소자 내장형 인쇄회로기판 제조 방법 | |
KR20140119517A (ko) | 인쇄회로기판 제조방법 | |
KR100917028B1 (ko) | 아노다이징을 이용한 금속 기판 및 이의 제조방법 | |
JP6523039B2 (ja) | プリント配線板及びその製造方法 | |
JP2005072184A (ja) | メタルコアと多層基板の複合基板 | |
JP4466169B2 (ja) | 半導体装置用基板の製造方法 | |
JP2009267061A (ja) | 配線基板の製造方法 | |
KR100888562B1 (ko) | 능동소자 내장형 인쇄회로기판 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110920 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111220 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111226 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120112 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120403 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120703 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120706 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121023 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121116 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151122 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |