JP2010177434A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2010177434A JP2010177434A JP2009018251A JP2009018251A JP2010177434A JP 2010177434 A JP2010177434 A JP 2010177434A JP 2009018251 A JP2009018251 A JP 2009018251A JP 2009018251 A JP2009018251 A JP 2009018251A JP 2010177434 A JP2010177434 A JP 2010177434A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- semiconductor substrate
- impurity concentration
- semiconductor device
- electric field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 92
- 239000000758 substrate Substances 0.000 claims abstract description 66
- 239000012535 impurity Substances 0.000 claims abstract description 46
- 230000005684 electric field Effects 0.000 claims description 28
- 230000020169 heat generation Effects 0.000 description 25
- 230000000694 effects Effects 0.000 description 12
- 238000000034 method Methods 0.000 description 12
- 230000015556 catabolic process Effects 0.000 description 11
- 230000005611 electricity Effects 0.000 description 11
- 230000003068 static effect Effects 0.000 description 11
- 238000004088 simulation Methods 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 5
- 238000012360 testing method Methods 0.000 description 5
- 230000006378 damage Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000004090 dissolution Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/62—Protection against overvoltage, e.g. fuses, shunts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
- H01L27/027—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements specially adapted to provide an electrical current path other than the field effect induced current path
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/735—Lateral transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
【解決手段】半導体基板表面に設けられた半導体基板よりも不純物濃度が高いPW層24と、半導体基板表面にPW層24と接して設けられた半導体基板よりも不純物濃度が高いNW層23と、PW層24内の半導体基板表面に設けられたPW層24よりも不純物濃度が高いp+ベース層5と、NW層23内の半導体基板表面に設けられたNW層よりも不純物濃度が高いn+コレクタ2層と、p+ベース層5とn+コレクタ層2の間に位置しPW層24内の半導体基板表面に設けられたPW層24よりも不純物濃度が高いn+エミッタ層6と、n+コレクタ層2とPW層24の間にn+コレクタ層2と接して設けられたn+コレクタ層2より不純物濃度が低くNW層23より不純物濃度が高いn±層10を有する半導体装置とした。
【選択図】図1
Description
(1)半導体基板と、前記半導体基板表面に設けられた前記半導体基板よりも不純物濃度が高い第一導電型PW層と、前記半導体基板表面に前記PW層と接して設けられた前記半導体基板よりも不純物濃度が高い第二導電型NW層と、前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第一導電型p+ベース層と、前記NW層内の前記半導体基板表面に設けられた前記NW層よりも不純物濃度が高い第二導電型n+コレクタ層と、前記p+ベース層と前記n+コレクタ層の間に位置し前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第二導電型n+エミッタ層と、前記n+コレクタ層と前記PW層の間に前記n+コレクタ層と接して設けられた前記n+コレクタ層より不純物濃度が低く前記NW層より不純物濃度が高い第二導電型n±層を有する半導体装置とした。
(2)(1)に記載の半導体装置において、前記n±層が前記NWに内在している半導体装置とした。
(3)(1)に記載の半導体において、前記n±層が前記NWと前記PW間にまたがって設けられた半導体装置とした。
(4)(2)に記載の半導体装置において、前記n+コレクタ層が前記n±層に内在している半導体装置とした。
(5)(3)に記載の半導体装置において、前記n+コレクタ層が前記n±層に内在している半導体装置とした。
(6)半導体基板と、前記半導体基板表面に設けられた前記半導体基板よりも不純物濃度が高い第一導電型PW層と、前記半導体基板表面に前記PW層と接して設けられた前記半導体基板よりも不純物濃度が高い第二導電型NW層と、前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第一導電型p+電位固定層と、前記NW層内の前記半導体基板表面に設けられた前記NW層よりも不純物濃度が高い第二導電型n+ドレイン層と、前記p+電位固定層と前記n+ドレイン層の間に位置し前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第二導電型n+ソース層と、前記n+ドレイン層と前記PW層の間に前記n+ドレイン層と接して設けられた前記n+ドレイン層より不純物濃度が低く前記NW層より不純物濃度が高い第二導電型n±層と、前記n±層と前記n+ソース層間の一部の半導体基板表面に設けられたゲート酸化膜と、前記ゲート酸化膜上に設けられたゲート電極を有する半導体装置とした。
(7)(6)に記載の半導体装置において、前記n±層の一部の基板表面に設けられた酸化膜と、前記酸化膜上に前記ゲート電極に接せずに設けられた電極を有する半導体装置とした。
(8)(7)に記載の半導体装置において、前記ゲート電極と前記n±層上電極の間の半導体基板表面に第二導電型n層を有する半導体装置とした。
(9)(6)に記載の半導体において、前記n±層が前記NWに内在している半導体装置とした。
(10)(7)に記載の半導体装置において、前記n±層が前記NWに内在している半導体装置とした。
(11)(8)に記載の半導体装置において、前記n±層が前記NWに内在している半導体装置とした。
(12)(6)に記載の半導体において、前記n+コレクタ層が前記n±層に内在している半導体装置とした。
(13)(7)に記載の半導体において、前記n+コレクタ層が前記n±層に内在している半導体装置とした。
(14)(8)に記載の半導体において、前記n+コレクタ層が前記n±層に内在している半導体装置とした。
2 n+コレクタ層
3 エミッタコンタクト領域
4 ベースコンタクト領域
5 p+ベース層
6 n+エミッタ層
7 コレクタ電極
8 エミッタ・ベース電極
9 絶縁膜
10 n±層
11 ドレインコンタクト領域
12 n+ドレイン層
13 ソースコンタクト領域
14 基板コンタクト領域
15 p+電位固定層
16 n+ソース層
17 ドレイン電極
18 ソース・基板電極
19 ゲート電極(Poly Si)
20 ゲート配線(金属)
21 サリサイドブロック用電極
22 サリサイドブロック用電極配線
23 NW層
24 PW層
25 n−領域
26 n型耐圧調整層
27 LOCOS
28 チャネル領域
29 ゲートコンタクト領域
Claims (14)
- 半導体基板と、
前記半導体基板表面に設けられた前記半導体基板よりも不純物濃度が高い第一導電型のPW層と、
前記半導体基板表面に前記PW層と接して設けられた前記半導体基板よりも不純物濃度が高い第二導電型のNW層と、
前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第一導電型のベース層と、
前記NW層内の前記半導体基板表面に設けられた前記NW層よりも不純物濃度が高い第二導電型のコレクタ層と、
前記ベース層と前記コレクタ層の間に位置し前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第二導電型のエミッタ層と、
前記コレクタ層と前記PW層の間に前記コレクタ層と接して設けられた前記コレクタ層より不純物濃度が低く前記NW層より不純物濃度が高い第二導電型の電界緩和層と、
を有する半導体装置。 - 前記電界緩和層が前記NWに内在している請求項1に記載の半導体装置。
- 前記電界緩和層が前記NWと前記PW間にまたがって設けられた請求項1に記載の半導体装置。
- 前記コレクタ層が前記電界緩和層に内在している請求項2に記載の半導体装置。
- 前記コレクタ層が前記電界緩和層に内在している請求項3に記載の半導体装置。
- 半導体基板と、
前記半導体基板表面に設けられた前記半導体基板よりも不純物濃度が高い第一導電型のPW層と、
前記半導体基板表面に前記PW層と接して設けられた前記半導体基板よりも不純物濃度が高い第二導電型のNW層と、
前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第一導電型の電位固定層と、
前記NW層内の前記半導体基板表面に設けられた前記NW層よりも不純物濃度が高い第二導電型のドレイン層と、
前記電位固定層と前記ドレイン層の間に位置し前記PW層内の前記半導体基板表面に設けられた前記PW層よりも不純物濃度が高い第二導電型のソース層と、
前記ドレイン層と前記PW層の間に前記ドレイン層と接して設けられた前記ドレイン層より不純物濃度が低く前記NW層より不純物濃度が高い第二導電型電界緩和層と、
前記電界緩和層と前記ソース層間の一部の半導体基板表面に設けられたゲート酸化膜と、
前記ゲート酸化膜上に設けられたゲート電極と、
を有する半導体装置。 - 前記電界緩和層の一部の基板表面に設けられた酸化膜と、前記酸化膜上に前記ゲート電極に接せずに設けられた電極とをさらに有する請求項6に記載の半導体装置。
- 前記ゲート電極と前記電界緩和層上電極の間の半導体基板表面に第二導電型の耐圧調整層をさらに有する請求項7に記載の半導体装置。
- 前記電界緩和層が前記NWに内在している請求項6に記載の半導体装置。
- 前記電界緩和層が前記NWに内在している請求項7に記載の半導体装置。
- 前記電界緩和層が前記NWに内在している請求項8に記載の半導体装置。
- 前記ドレイン層が前記電界緩和層に内在している請求項6に記載の半導体装置。
- 前記ドレイン層が前記電界緩和層に内在している請求項7に記載の半導体装置。
- 前記ドレイン層が前記電界緩和層に内在している請求項8に記載の半導体装置。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009018251A JP5361419B2 (ja) | 2009-01-29 | 2009-01-29 | 半導体装置 |
TW098145303A TWI506760B (zh) | 2009-01-29 | 2009-12-28 | 半導體裝置 |
EP10151836.3A EP2214206B1 (en) | 2009-01-29 | 2010-01-27 | Semiconductor device |
KR1020100007750A KR101634812B1 (ko) | 2009-01-29 | 2010-01-28 | 반도체 디바이스 |
US12/695,443 US8324687B2 (en) | 2009-01-29 | 2010-01-28 | Semiconductor device |
CN201010115029.6A CN101826512B (zh) | 2009-01-29 | 2010-01-29 | 半导体器件 |
US13/666,483 US8618606B2 (en) | 2009-01-29 | 2012-11-01 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009018251A JP5361419B2 (ja) | 2009-01-29 | 2009-01-29 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010177434A true JP2010177434A (ja) | 2010-08-12 |
JP5361419B2 JP5361419B2 (ja) | 2013-12-04 |
Family
ID=42077089
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009018251A Active JP5361419B2 (ja) | 2009-01-29 | 2009-01-29 | 半導体装置 |
Country Status (6)
Country | Link |
---|---|
US (2) | US8324687B2 (ja) |
EP (1) | EP2214206B1 (ja) |
JP (1) | JP5361419B2 (ja) |
KR (1) | KR101634812B1 (ja) |
CN (1) | CN101826512B (ja) |
TW (1) | TWI506760B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019211989A1 (ja) * | 2018-05-01 | 2019-11-07 | ソニーセミコンダクタソリューションズ株式会社 | 静電気保護素子及び電子機器 |
JP2019195041A (ja) * | 2018-05-01 | 2019-11-07 | ソニーセミコンダクタソリューションズ株式会社 | 静電気保護素子及び電子機器 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7910991B2 (en) * | 2008-03-31 | 2011-03-22 | Freescale Semiconductor, Inc. | Dual gate lateral diffused MOS transistor |
US9583603B2 (en) * | 2013-02-11 | 2017-02-28 | Nxp Usa, Inc. | ESD protection with integrated LDMOS triggering junction |
US9893050B2 (en) | 2015-06-30 | 2018-02-13 | Nxp Usa, Inc. | ESD protection structure |
JP6688653B2 (ja) * | 2016-03-30 | 2020-04-28 | エイブリック株式会社 | 半導体装置および半導体装置の製造方法 |
DE102017130223B4 (de) * | 2017-12-15 | 2020-06-04 | Infineon Technologies Ag | Halbleitervorrichtung mit elektrisch parallel geschalteten planaren Feldeffekttransistorzellen und zugehöriger DC-DC-Wandler |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0936357A (ja) * | 1995-07-18 | 1997-02-07 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JPH11214634A (ja) * | 1998-01-13 | 1999-08-06 | Lg Semicon Co Ltd | Esd保護回路及びその形成方法 |
JP2000058670A (ja) * | 1998-08-12 | 2000-02-25 | Nec Corp | 入出力保護装置 |
JP2002110987A (ja) * | 2000-09-26 | 2002-04-12 | Matsushita Electric Works Ltd | 半導体装置及びその製造方法 |
JP2004335634A (ja) * | 2003-05-06 | 2004-11-25 | Toshiba Corp | Esd保護ダイオード |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100244282B1 (ko) * | 1997-08-25 | 2000-02-01 | 김영환 | 고전압 트랜지스터의 구조 및 제조 방법 |
US6696731B2 (en) * | 2002-07-26 | 2004-02-24 | Micrel, Inc. | ESD protection device for enhancing reliability and for providing control of ESD trigger voltage |
JP2007214267A (ja) * | 2006-02-08 | 2007-08-23 | Seiko Instruments Inc | 半導体装置 |
US7608513B2 (en) * | 2007-01-25 | 2009-10-27 | Freescale Semiconductor, Inc. | Dual gate LDMOS device fabrication methods |
US8017486B2 (en) * | 2007-06-22 | 2011-09-13 | Macronix International Co., Ltd. | Method of fabricating low on-resistance lateral double-diffused MOS device |
-
2009
- 2009-01-29 JP JP2009018251A patent/JP5361419B2/ja active Active
- 2009-12-28 TW TW098145303A patent/TWI506760B/zh active
-
2010
- 2010-01-27 EP EP10151836.3A patent/EP2214206B1/en active Active
- 2010-01-28 KR KR1020100007750A patent/KR101634812B1/ko active IP Right Grant
- 2010-01-28 US US12/695,443 patent/US8324687B2/en active Active
- 2010-01-29 CN CN201010115029.6A patent/CN101826512B/zh active Active
-
2012
- 2012-11-01 US US13/666,483 patent/US8618606B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0936357A (ja) * | 1995-07-18 | 1997-02-07 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JPH11214634A (ja) * | 1998-01-13 | 1999-08-06 | Lg Semicon Co Ltd | Esd保護回路及びその形成方法 |
JP2000058670A (ja) * | 1998-08-12 | 2000-02-25 | Nec Corp | 入出力保護装置 |
JP2002110987A (ja) * | 2000-09-26 | 2002-04-12 | Matsushita Electric Works Ltd | 半導体装置及びその製造方法 |
JP2004335634A (ja) * | 2003-05-06 | 2004-11-25 | Toshiba Corp | Esd保護ダイオード |
Non-Patent Citations (2)
Title |
---|
CSNJ199800011001; 辻勝弘 他: 'オフセットゲートを有するMOSFETの回路シミュレーションモデル' 電子情報通信学会1998年総合大会講演論文集 , 19981012, p.125, 電子情報通信学会 * |
JPN6013041021; 辻勝弘 他: 'オフセットゲートを有するMOSFETの回路シミュレーションモデル' 電子情報通信学会1998年総合大会講演論文集 , 19981012, p.125, 電子情報通信学会 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019211989A1 (ja) * | 2018-05-01 | 2019-11-07 | ソニーセミコンダクタソリューションズ株式会社 | 静電気保護素子及び電子機器 |
JP2019195041A (ja) * | 2018-05-01 | 2019-11-07 | ソニーセミコンダクタソリューションズ株式会社 | 静電気保護素子及び電子機器 |
US11581301B2 (en) | 2018-05-01 | 2023-02-14 | Sony Corporation | Electrostatic protective element and electronic device |
JP7258533B2 (ja) | 2018-05-01 | 2023-04-17 | ソニーセミコンダクタソリューションズ株式会社 | 静電気保護素子及び電子機器 |
Also Published As
Publication number | Publication date |
---|---|
US20130119472A1 (en) | 2013-05-16 |
EP2214206B1 (en) | 2016-12-07 |
EP2214206A2 (en) | 2010-08-04 |
CN101826512A (zh) | 2010-09-08 |
TWI506760B (zh) | 2015-11-01 |
TW201041120A (en) | 2010-11-16 |
KR20100088087A (ko) | 2010-08-06 |
US20100187608A1 (en) | 2010-07-29 |
US8618606B2 (en) | 2013-12-31 |
US8324687B2 (en) | 2012-12-04 |
EP2214206A3 (en) | 2011-11-09 |
CN101826512B (zh) | 2015-11-25 |
KR101634812B1 (ko) | 2016-06-29 |
JP5361419B2 (ja) | 2013-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5361419B2 (ja) | 半導体装置 | |
JP5296450B2 (ja) | 半導体装置 | |
JP2006237223A (ja) | 半導体装置 | |
US7081394B2 (en) | Device for electrostatic discharge protection and method of manufacturing the same | |
JP2007335440A (ja) | 半導体装置の静電破壊保護方法及び静電破壊保護装置 | |
JP2006237224A (ja) | 半導体装置 | |
KR101758911B1 (ko) | 반도체 장치 | |
JP5525736B2 (ja) | 半導体装置及びその製造方法 | |
JP2010086988A (ja) | 半導体装置 | |
US8723263B2 (en) | Electrostatic discharge protection device | |
US9691752B1 (en) | Semiconductor device for electrostatic discharge protection and method of forming the same | |
JP2013153019A (ja) | 半導体装置 | |
JP2011142190A (ja) | 半導体装置 | |
JP2009032968A (ja) | 半導体装置及びその製造方法 | |
TWI703702B (zh) | 場效電晶體及半導體裝置 | |
JP6033054B2 (ja) | 半導体装置 | |
JP5295603B2 (ja) | Esd保護素子及びその製造方法 | |
JP2005259953A (ja) | 半導体装置 | |
JP2012174740A (ja) | 半導体集積回路のesd保護回路およびそのesd保護素子 | |
JP5498822B2 (ja) | 半導体装置 | |
JP2021163800A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2011210896A (ja) | 半導体装置 | |
JP2011192842A (ja) | 半導体装置 | |
JP2011071325A (ja) | 半導体装置 | |
JP2013153018A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20111102 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130730 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130820 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130903 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 5361419 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |