JP2010118087A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010118087A5 JP2010118087A5 JP2010048024A JP2010048024A JP2010118087A5 JP 2010118087 A5 JP2010118087 A5 JP 2010118087A5 JP 2010048024 A JP2010048024 A JP 2010048024A JP 2010048024 A JP2010048024 A JP 2010048024A JP 2010118087 A5 JP2010118087 A5 JP 2010118087A5
- Authority
- JP
- Japan
- Prior art keywords
- input
- memory device
- gate
- data
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007704 transition Effects 0.000 claims 7
- 230000001360 synchronised effect Effects 0.000 claims 6
- 238000000034 method Methods 0.000 claims 2
- 238000005457 optimization Methods 0.000 claims 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010048024A JP5726425B2 (ja) | 2010-03-04 | 2010-03-04 | メモリデバイスにおいてデータを反転させるための方法および装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010048024A JP5726425B2 (ja) | 2010-03-04 | 2010-03-04 | メモリデバイスにおいてデータを反転させるための方法および装置 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003129584A Division JP4505195B2 (ja) | 2003-04-01 | 2003-04-01 | メモリデバイスにおいてデータを反転させるための方法および装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010118087A JP2010118087A (ja) | 2010-05-27 |
| JP2010118087A5 true JP2010118087A5 (https=) | 2010-07-08 |
| JP5726425B2 JP5726425B2 (ja) | 2015-06-03 |
Family
ID=42305676
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010048024A Expired - Lifetime JP5726425B2 (ja) | 2010-03-04 | 2010-03-04 | メモリデバイスにおいてデータを反転させるための方法および装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5726425B2 (https=) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08314589A (ja) * | 1995-05-15 | 1996-11-29 | Hitachi Ltd | 信号伝達装置 |
| JP3346999B2 (ja) * | 1996-01-08 | 2002-11-18 | 株式会社東芝 | 入出力装置 |
| KR100272171B1 (ko) * | 1998-08-19 | 2000-12-01 | 윤종용 | 저전류 동작 출력 회로 및 입출력 시스템과이를 이용한 데이터입출력 방법 |
| JP3259696B2 (ja) * | 1998-10-27 | 2002-02-25 | 日本電気株式会社 | 同期型半導体記憶装置 |
| JP4279404B2 (ja) * | 1999-06-17 | 2009-06-17 | 富士通マイクロエレクトロニクス株式会社 | 半導体記憶装置およびこの半導体記憶装置の試験方法 |
| JP4025002B2 (ja) * | 2000-09-12 | 2007-12-19 | 株式会社東芝 | 半導体記憶装置 |
-
2010
- 2010-03-04 JP JP2010048024A patent/JP5726425B2/ja not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102107470B1 (ko) | 메모리 장치 및 메모리 장치의 리프레시 방법 | |
| CN103377158B (zh) | 易失性存储装置及其操作方法和控制存储系统的方法 | |
| TWI534801B (zh) | 用於選擇性列刷新之裝置及方法 | |
| US11483167B2 (en) | Method and apparatus to provide memory based physically unclonable functions | |
| US9042194B2 (en) | Refresh method, refresh address generator, volatile memory device including the same | |
| US9229714B2 (en) | Memory control apparatus, memory apparatus, information processing system, and processing method for use therewith | |
| KR20150099170A (ko) | 메모리 장치 및 이를 포함하는 메모리 시스템 | |
| US7668038B2 (en) | Semiconductor memory device including a write recovery time control circuit | |
| CN107408019B (zh) | 用于提高对非易失性存储器中的缺陷的抗干扰性的方法和装置 | |
| CN101946237B (zh) | 存储器电路中可调的流水线 | |
| TWI348699B (en) | Non-volatile memory with background data latch caching during read operations and methods therefor | |
| JP2005044456A5 (https=) | ||
| CN101126794B (zh) | 集成电路 | |
| KR101161744B1 (ko) | 반도체 메모리 장치 | |
| KR20140088660A (ko) | 메모리 장치 및 이를 포함하는 메모리 시스템 | |
| US9087570B2 (en) | Apparatuses and methods for controlling a clock signal provided to a clock tree | |
| JP2013097859A (ja) | メモリにおけるピーク電力管理のためのメカニズム | |
| CN108962305B (zh) | 数据对齐电路和包括其的半导体器件 | |
| CN102024490B (zh) | 伪静态存储器及其读操作与刷新操作的控制方法 | |
| WO2007131062A3 (en) | Non-volatile memory with background data latch caching during read operations and methods therefor | |
| US8929172B2 (en) | Pipe register circuit and semiconductor memory apparatus having the same | |
| TWI609265B (zh) | 用於揮發性記憶體之以極性爲基的資料移轉功能 | |
| US12073918B2 (en) | Memory device deserializer circuit with a reduced form factor | |
| JP2010118087A5 (https=) | ||
| CN102568574B (zh) | 非易失性存储器件 |