JP2009545837A5 - - Google Patents

Download PDF

Info

Publication number
JP2009545837A5
JP2009545837A5 JP2009523029A JP2009523029A JP2009545837A5 JP 2009545837 A5 JP2009545837 A5 JP 2009545837A5 JP 2009523029 A JP2009523029 A JP 2009523029A JP 2009523029 A JP2009523029 A JP 2009523029A JP 2009545837 A5 JP2009545837 A5 JP 2009545837A5
Authority
JP
Japan
Prior art keywords
mode
bus
lines
array
bit line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009523029A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009545837A (ja
JP5201143B2 (ja
Filing date
Publication date
Priority claimed from US11/461,369 external-priority patent/US7499366B2/en
Priority claimed from US11/461,352 external-priority patent/US7486587B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/074901 external-priority patent/WO2008016948A2/en
Publication of JP2009545837A publication Critical patent/JP2009545837A/ja
Publication of JP2009545837A5 publication Critical patent/JP2009545837A5/ja
Application granted granted Critical
Publication of JP5201143B2 publication Critical patent/JP5201143B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009523029A 2006-07-31 2007-07-31 読出／書込回路をメモリアレイに結合させるためのデュアルデータ依存型バスのための方法および装置 Active JP5201143B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/461,352 2006-07-31
US11/461,369 US7499366B2 (en) 2006-07-31 2006-07-31 Method for using dual data-dependent busses for coupling read/write circuits to a memory array
US11/461,369 2006-07-31
US11/461,352 US7486587B2 (en) 2006-07-31 2006-07-31 Dual data-dependent busses for coupling read/write circuits to a memory array
PCT/US2007/074901 WO2008016948A2 (en) 2006-07-31 2007-07-31 Dual data-dependent busses for coupling read/write circuits to a memory array

Publications (3)

Publication Number Publication Date
JP2009545837A JP2009545837A (ja) 2009-12-24
JP2009545837A5 true JP2009545837A5 (enExample) 2010-09-16
JP5201143B2 JP5201143B2 (ja) 2013-06-05

Family

ID=38997822

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009523029A Active JP5201143B2 (ja) 2006-07-31 2007-07-31 読出／書込回路をメモリアレイに結合させるためのデュアルデータ依存型バスのための方法および装置

Country Status (6)

Country Link
EP (1) EP2062263B1 (enExample)
JP (1) JP5201143B2 (enExample)
KR (1) KR101465557B1 (enExample)
AT (1) ATE556411T1 (enExample)
TW (1) TWI345790B (enExample)
WO (1) WO2008016948A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8279704B2 (en) * 2006-07-31 2012-10-02 Sandisk 3D Llc Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same
US8958230B2 (en) 2012-08-31 2015-02-17 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device
GB2545264B (en) * 2015-12-11 2020-01-15 Advanced Risc Mach Ltd A storage array
US11763875B2 (en) 2021-05-26 2023-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Second word line combined with Y-MUX signal in high voltage memory program

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229845B1 (en) * 1999-02-25 2001-05-08 Qlogic Corporation Bus driver with data dependent drive strength control logic
US6856572B2 (en) 2000-04-28 2005-02-15 Matrix Semiconductor, Inc. Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device
JP4322645B2 (ja) * 2003-11-28 2009-09-02 株式会社日立製作所 半導体集積回路装置
JP2007536680A (ja) * 2004-05-03 2007-12-13 ユニティ・セミコンダクター・コーポレーション 不揮発性プログラマブルメモリ
US7286439B2 (en) * 2004-12-30 2007-10-23 Sandisk 3D Llc Apparatus and method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders
US7054219B1 (en) 2005-03-31 2006-05-30 Matrix Semiconductor, Inc. Transistor layout configuration for tight-pitched memory array lines

Similar Documents

Publication Publication Date Title
JP2008527585A5 (enExample)
CN100474437C (zh) 磁随机存取存储器件
CN108780657B (zh) 电源切换的双单元存储器比特单元
US8004872B2 (en) Floating source line architecture for non-volatile memory
JP2005267837A5 (enExample)
JP2004103174A5 (enExample)
CN1534681A (zh) 磁随机存取存储器及其读出方法
JP2003151282A5 (enExample)
JP5179496B2 (ja) メモリ回路及びメモリの書き込み方法
JP2014086125A (ja) 抵抗式メモリのためのセンスアンプ内の書き込みドライバ及びその動作方法
JPS63220500A (ja) 半導体記憶装置の冗長回路
US8189392B2 (en) Page buffer circuit
US20100208512A1 (en) Semiconductor memory device provided with resistance change element
JP2009545837A5 (enExample)
CN105097012B (zh) 存储器结构
US7129768B2 (en) Fuse circuit
US8477555B2 (en) Deselect drivers for a memory array
JP2009545835A5 (enExample)
CN101233574B (zh) 用于读取全摆幅存储器阵列的方法
US10446213B1 (en) Bitline control in differential magnetic memory
US7800936B2 (en) Latch-based random access memory
US7345945B2 (en) Line driver circuit for a semiconductor memory device
JP5150932B2 (ja) 半導体記憶装置
US7242626B2 (en) Method and apparatus for low voltage write in a static random access memory
JP2004118923A (ja) 磁気ランダムアクセスメモリ