JP2009530828A5 - - Google Patents

Download PDF

Info

Publication number
JP2009530828A5
JP2009530828A5 JP2009500541A JP2009500541A JP2009530828A5 JP 2009530828 A5 JP2009530828 A5 JP 2009530828A5 JP 2009500541 A JP2009500541 A JP 2009500541A JP 2009500541 A JP2009500541 A JP 2009500541A JP 2009530828 A5 JP2009530828 A5 JP 2009530828A5
Authority
JP
Japan
Prior art keywords
oxidation
semiconductor island
patterned
resistant material
exposing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009500541A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009530828A (ja
JP5366797B2 (ja
Filing date
Publication date
Priority claimed from US11/375,893 external-priority patent/US7419866B2/en
Application filed filed Critical
Publication of JP2009530828A publication Critical patent/JP2009530828A/ja
Publication of JP2009530828A5 publication Critical patent/JP2009530828A5/ja
Application granted granted Critical
Publication of JP5366797B2 publication Critical patent/JP5366797B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009500541A 2006-03-15 2007-02-22 絶縁層の上に厚さの異なる複数の半導体島を含む電子デバイスおよびその形成方法 Expired - Fee Related JP5366797B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/375,893 US7419866B2 (en) 2006-03-15 2006-03-15 Process of forming an electronic device including a semiconductor island over an insulating layer
US11/375,893 2006-03-15
PCT/US2007/062534 WO2007130728A2 (en) 2006-03-15 2007-02-22 Electronic device including semiconductor islands of different thicknesses over an insulating layer and a process of forming the same

Publications (3)

Publication Number Publication Date
JP2009530828A JP2009530828A (ja) 2009-08-27
JP2009530828A5 true JP2009530828A5 (https=) 2010-03-11
JP5366797B2 JP5366797B2 (ja) 2013-12-11

Family

ID=38518462

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009500541A Expired - Fee Related JP5366797B2 (ja) 2006-03-15 2007-02-22 絶縁層の上に厚さの異なる複数の半導体島を含む電子デバイスおよびその形成方法

Country Status (5)

Country Link
US (1) US7419866B2 (https=)
JP (1) JP5366797B2 (https=)
KR (1) KR20080102388A (https=)
TW (1) TWI390736B (https=)
WO (1) WO2007130728A2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7456055B2 (en) 2006-03-15 2008-11-25 Freescale Semiconductor, Inc. Process for forming an electronic device including semiconductor fins
US8815712B2 (en) * 2011-12-28 2014-08-26 Taiwan Semiconductor Manufacturing Company, Ltd. Method for epitaxial re-growth of semiconductor region
US10366884B1 (en) * 2018-11-08 2019-07-30 Stratio Methods for forming a germanium island using selective epitaxial growth and a sacrificial filling layer

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3017860B2 (ja) * 1991-10-01 2000-03-13 株式会社東芝 半導体基体およびその製造方法とその半導体基体を用いた半導体装置
KR100218299B1 (ko) * 1996-02-05 1999-09-01 구본준 트랜지스터 제조방법
US6870225B2 (en) * 2001-11-02 2005-03-22 International Business Machines Corporation Transistor structure with thick recessed source/drain structures and fabrication process of same
JP2003332580A (ja) * 2002-05-09 2003-11-21 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6720619B1 (en) * 2002-12-13 2004-04-13 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator chip incorporating partially-depleted, fully-depleted, and multiple-gate devices
US6867433B2 (en) * 2003-04-30 2005-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors
US6909147B2 (en) * 2003-05-05 2005-06-21 International Business Machines Corporation Multi-height FinFETS
US6927146B2 (en) * 2003-06-17 2005-08-09 Intel Corporation Chemical thinning of epitaxial silicon layer over buried oxide
US6911383B2 (en) * 2003-06-26 2005-06-28 International Business Machines Corporation Hybrid planar and finFET CMOS devices
EP1519421A1 (en) 2003-09-25 2005-03-30 Interuniversitair Microelektronica Centrum Vzw Multiple gate semiconductor device and method for forming same
US7301206B2 (en) * 2003-08-01 2007-11-27 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor-on-insulator SRAM configured using partially-depleted and fully-depleted transistors
US7075150B2 (en) * 2003-12-02 2006-07-11 International Business Machines Corporation Ultra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene technique
US7247569B2 (en) * 2003-12-02 2007-07-24 International Business Machines Corporation Ultra-thin Si MOSFET device structure and method of manufacture
JP2005340768A (ja) * 2004-04-26 2005-12-08 Asahi Glass Co Ltd 多値不揮発性半導体記憶素子およびその製造方法
US20050275018A1 (en) * 2004-06-10 2005-12-15 Suresh Venkatesan Semiconductor device with multiple semiconductor layers
US7211474B2 (en) * 2005-01-18 2007-05-01 International Business Machines Corporation SOI device with body contact self-aligned to gate
US7432149B2 (en) * 2005-06-23 2008-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. CMOS on SOI substrates with hybrid crystal orientations

Similar Documents

Publication Publication Date Title
JP2009111367A5 (https=)
JP2010135762A5 (ja) 半導体装置の作製方法
JP2010080947A5 (ja) 半導体装置の作製方法
JP2010507261A5 (https=)
JP2013042180A5 (https=)
JP2007511044A5 (https=)
JP2010521061A5 (https=)
WO2011008456A3 (en) Methods of forming oxide layers on substrates
JP2007503682A5 (https=)
WO2006095566A8 (en) Nitride semiconductor light-emitting device and method for fabrication thereof
JP2012033896A5 (https=)
JP2012099599A5 (https=)
JP2010219515A5 (https=)
JP2008306027A5 (https=)
JP2009530828A5 (https=)
JP2006100808A5 (https=)
JP2010251724A5 (https=)
JP2006512765A5 (https=)
JP2007522673A5 (https=)
JP2008500727A5 (https=)
JP2012129312A5 (https=)
JP2009540506A5 (https=)
JP2008536296A5 (https=)
TWI419233B (zh) 圖案化金屬層製作方法
TW200707634A (en) Semiconductor substrate and manufacturing method thereof