JP2009099782A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009099782A5 JP2009099782A5 JP2007270165A JP2007270165A JP2009099782A5 JP 2009099782 A5 JP2009099782 A5 JP 2009099782A5 JP 2007270165 A JP2007270165 A JP 2007270165A JP 2007270165 A JP2007270165 A JP 2007270165A JP 2009099782 A5 JP2009099782 A5 JP 2009099782A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- wiring pattern
- stacked
- semiconductor
- sealing resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 53
- 238000007789 sealing Methods 0.000 claims 11
- 239000011347 resin Substances 0.000 claims 10
- 229920005989 resin Polymers 0.000 claims 10
- 238000004519 manufacturing process Methods 0.000 claims 4
- 238000007689 inspection Methods 0.000 claims 2
- 230000000149 penetrating effect Effects 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007270165A JP5068133B2 (ja) | 2007-10-17 | 2007-10-17 | 半導体チップ積層構造体及び半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007270165A JP5068133B2 (ja) | 2007-10-17 | 2007-10-17 | 半導体チップ積層構造体及び半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009099782A JP2009099782A (ja) | 2009-05-07 |
| JP2009099782A5 true JP2009099782A5 (enExample) | 2010-10-14 |
| JP5068133B2 JP5068133B2 (ja) | 2012-11-07 |
Family
ID=40702499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007270165A Expired - Fee Related JP5068133B2 (ja) | 2007-10-17 | 2007-10-17 | 半導体チップ積層構造体及び半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5068133B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6290534B2 (ja) * | 2012-12-20 | 2018-03-07 | 新光電気工業株式会社 | 半導体パッケージ及び半導体パッケージの製造方法 |
| JP6318084B2 (ja) * | 2014-12-17 | 2018-04-25 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
| KR102628100B1 (ko) * | 2021-12-28 | 2024-01-23 | (주)심텍 | 내장된 칩을 구비하는 반도체 패키지 및 이의 제조 방법 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2910731B2 (ja) * | 1997-06-16 | 1999-06-23 | 日本電気株式会社 | 半導体装置 |
| JP2001177049A (ja) * | 1999-12-20 | 2001-06-29 | Toshiba Corp | 半導体装置及びicカード |
| JP2002057273A (ja) * | 2000-08-07 | 2002-02-22 | Orient Semiconductor Electronics Ltd | 集積回路パッケージ用積み重ねダイセット |
| JP2003273317A (ja) * | 2002-03-19 | 2003-09-26 | Nec Electronics Corp | 半導体装置及びその製造方法 |
| JP4593951B2 (ja) * | 2004-03-29 | 2010-12-08 | ルネサスエレクトロニクス株式会社 | マルチチップパッケージの製造方法 |
| JP4865197B2 (ja) * | 2004-06-30 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP4819471B2 (ja) * | 2005-10-12 | 2011-11-24 | 日本電気株式会社 | 配線基板及び配線基板を用いた半導体装置並びにその製造方法 |
-
2007
- 2007-10-17 JP JP2007270165A patent/JP5068133B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2011258772A5 (enExample) | ||
| JP2006093189A5 (enExample) | ||
| JP2009545180A5 (enExample) | ||
| JP2010251395A5 (enExample) | ||
| TWI517269B (zh) | 層疊式封裝結構及其製法 | |
| KR20110078399A (ko) | 스택 패키지 및 그의 제조방법 | |
| JP2011142264A5 (enExample) | ||
| JP2013526066A5 (enExample) | ||
| CN103681588A (zh) | 封装基板及其制法 | |
| JP2009076496A5 (enExample) | ||
| CN101661929B (zh) | 芯片封装结构及堆叠式芯片封装结构 | |
| JP2010232333A5 (enExample) | ||
| TWI553787B (zh) | Ic載板、具有該ic載板的半導體器件及其製造方法 | |
| KR101060936B1 (ko) | 인터커넥션 구조, 인터포저, 반도체 패키지 및 인터커넥션 구조의 제조 방법 | |
| TWI419278B (zh) | 封裝基板及其製法 | |
| JP2007184385A5 (enExample) | ||
| JP2011129729A5 (enExample) | ||
| CN103050466B (zh) | 半导体封装件及其制法 | |
| KR101123804B1 (ko) | 반도체 칩 및 이를 갖는 적층 반도체 패키지 | |
| US20120224328A1 (en) | Inner-layer heat-dissipating board, multi-chip stack package structure having the inner layer heat-dissipating board and fabrication method thereof | |
| JP2009099782A5 (enExample) | ||
| JP2011003764A5 (ja) | 半導体装置 | |
| CN102117799A (zh) | 埋入型多芯片半导体封装结构及其制造方法 | |
| JP2010153491A5 (ja) | 電子装置及びその製造方法、並びに半導体装置 | |
| JP5068133B2 (ja) | 半導体チップ積層構造体及び半導体装置 |