JP2009049370A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009049370A5 JP2009049370A5 JP2008137063A JP2008137063A JP2009049370A5 JP 2009049370 A5 JP2009049370 A5 JP 2009049370A5 JP 2008137063 A JP2008137063 A JP 2008137063A JP 2008137063 A JP2008137063 A JP 2008137063A JP 2009049370 A5 JP2009049370 A5 JP 2009049370A5
- Authority
- JP
- Japan
- Prior art keywords
- layer wiring
- wiring
- semiconductor device
- upper layer
- lower layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008137063A JP5293939B2 (ja) | 2007-07-25 | 2008-05-26 | 半導体装置 |
TW097126596A TWI437665B (zh) | 2007-07-25 | 2008-07-14 | 半導體裝置 |
US12/178,204 US8063415B2 (en) | 2007-07-25 | 2008-07-23 | Semiconductor device |
KR1020080072364A KR20090012136A (ko) | 2007-07-25 | 2008-07-24 | 반도체 장치 |
CN2008101769097A CN101388391B (zh) | 2007-07-25 | 2008-07-25 | 半导体装置 |
US13/248,965 US8264011B2 (en) | 2007-07-25 | 2011-09-29 | Semiconductor device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007193580 | 2007-07-25 | ||
JP2007193580 | 2007-07-25 | ||
JP2008137063A JP5293939B2 (ja) | 2007-07-25 | 2008-05-26 | 半導体装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009049370A JP2009049370A (ja) | 2009-03-05 |
JP2009049370A5 true JP2009049370A5 (de) | 2011-03-31 |
JP5293939B2 JP5293939B2 (ja) | 2013-09-18 |
Family
ID=40477685
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008137063A Expired - Fee Related JP5293939B2 (ja) | 2007-07-25 | 2008-05-26 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP5293939B2 (de) |
KR (1) | KR20090012136A (de) |
CN (1) | CN101388391B (de) |
TW (1) | TWI437665B (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5552775B2 (ja) | 2009-08-28 | 2014-07-16 | ソニー株式会社 | 半導体集積回路 |
JP5685457B2 (ja) | 2010-04-02 | 2015-03-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
WO2013018589A1 (ja) * | 2011-08-01 | 2013-02-07 | 国立大学法人電気通信大学 | 半導体集積回路装置 |
US8813016B1 (en) | 2013-01-28 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company Limited | Multiple via connections using connectivity rings |
CN103546146B (zh) * | 2013-09-24 | 2016-03-02 | 中国科学院微电子研究所 | 抗单粒子瞬态脉冲cmos电路 |
JP5776802B2 (ja) * | 2014-02-14 | 2015-09-09 | ソニー株式会社 | 半導体集積回路 |
US9454633B2 (en) * | 2014-06-18 | 2016-09-27 | Arm Limited | Via placement within an integrated circuit |
US9653413B2 (en) * | 2014-06-18 | 2017-05-16 | Arm Limited | Power grid conductor placement within an integrated circuit |
US11120190B2 (en) * | 2017-11-21 | 2021-09-14 | Advanced Micro Devices, Inc. | Metal zero power ground stub route to reduce cell area and improve cell placement at the chip level |
JP7140994B2 (ja) | 2018-08-28 | 2022-09-22 | 株式会社ソシオネクスト | 半導体集積回路装置 |
WO2020066797A1 (ja) * | 2018-09-28 | 2020-04-02 | 株式会社ソシオネクスト | 半導体集積回路装置および半導体パッケージ構造 |
WO2021192265A1 (ja) * | 2020-03-27 | 2021-09-30 | 株式会社ソシオネクスト | 半導体集積回路装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5923060A (en) * | 1996-09-27 | 1999-07-13 | In-Chip Systems, Inc. | Reduced area gate array cell design based on shifted placement of alternate rows of cells |
JP3672788B2 (ja) * | 2000-02-24 | 2005-07-20 | 松下電器産業株式会社 | 半導体装置のセルレイアウト構造およびレイアウト設計方法 |
JP3718687B2 (ja) * | 2002-07-09 | 2005-11-24 | 独立行政法人 宇宙航空研究開発機構 | インバータ、半導体論理回路、スタティックランダムアクセスメモリ、及びデータラッチ回路 |
JP4820542B2 (ja) * | 2004-09-30 | 2011-11-24 | パナソニック株式会社 | 半導体集積回路 |
-
2008
- 2008-05-26 JP JP2008137063A patent/JP5293939B2/ja not_active Expired - Fee Related
- 2008-07-14 TW TW097126596A patent/TWI437665B/zh not_active IP Right Cessation
- 2008-07-24 KR KR1020080072364A patent/KR20090012136A/ko not_active Application Discontinuation
- 2008-07-25 CN CN2008101769097A patent/CN101388391B/zh active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2009049370A5 (de) | ||
JP2011151185A5 (ja) | 半導体装置 | |
JP2012069984A5 (de) | ||
JP2010074125A5 (de) | ||
JP2009192309A5 (de) | ||
JP2012256837A5 (ja) | 半導体装置 | |
JP2010278318A5 (de) | ||
JP2007149977A5 (de) | ||
JP2008544540A5 (de) | ||
JP2010245106A5 (de) | ||
JP2008182074A5 (de) | ||
ATE508617T1 (de) | Leiterplatte und herstellungsverfahren dafür | |
WO2009069252A1 (ja) | 不揮発性記憶装置およびその製造方法 | |
JP2010062530A5 (de) | ||
RU2016134736A (ru) | Магниторезистивное запоминающее устройство | |
JP2010135778A5 (ja) | 半導体装置 | |
JP2013055318A5 (de) | ||
TWI456730B (zh) | 一種可用於多封裝總成的模組及一種製作該模組及多封裝總成的方法 | |
JP2008153542A5 (de) | ||
JP2008066693A5 (de) | ||
JP2010165840A5 (de) | ||
JP2002319663A5 (de) | ||
JP2009010260A5 (de) | ||
JP2009158856A5 (de) | ||
JP2010278104A5 (de) |