JP2008509452A - モノリシックなシリコンベースの光電子回路の設計、シミュレーション、及び検査用の統合的アプローチ - Google Patents

モノリシックなシリコンベースの光電子回路の設計、シミュレーション、及び検査用の統合的アプローチ Download PDF

Info

Publication number
JP2008509452A
JP2008509452A JP2007518269A JP2007518269A JP2008509452A JP 2008509452 A JP2008509452 A JP 2008509452A JP 2007518269 A JP2007518269 A JP 2007518269A JP 2007518269 A JP2007518269 A JP 2007518269A JP 2008509452 A JP2008509452 A JP 2008509452A
Authority
JP
Japan
Prior art keywords
design
elements
logic
common
simulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007518269A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008509452A5 (OSRAM
Inventor
シャスリ，カルペンドゥ
パサク，ソハム
ゴートスカー，プラカシュ
モシンスキス，パウリウス
ダマ，ビピン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of JP2008509452A publication Critical patent/JP2008509452A/ja
Publication of JP2008509452A5 publication Critical patent/JP2008509452A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2007518269A 2004-06-23 2005-06-22 モノリシックなシリコンベースの光電子回路の設計、シミュレーション、及び検査用の統合的アプローチ Pending JP2008509452A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US58223504P 2004-06-23 2004-06-23
US11/159,283 US7269809B2 (en) 2004-06-23 2005-06-22 Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
PCT/US2005/022254 WO2006007474A2 (en) 2004-06-23 2005-06-22 Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits

Publications (2)

Publication Number Publication Date
JP2008509452A true JP2008509452A (ja) 2008-03-27
JP2008509452A5 JP2008509452A5 (OSRAM) 2008-07-31

Family

ID=35507571

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007518269A Pending JP2008509452A (ja) 2004-06-23 2005-06-22 モノリシックなシリコンベースの光電子回路の設計、シミュレーション、及び検査用の統合的アプローチ

Country Status (6)

Country Link
US (1) US7269809B2 (OSRAM)
JP (1) JP2008509452A (OSRAM)
KR (1) KR101145972B1 (OSRAM)
CN (1) CN100492372C (OSRAM)
CA (1) CA2581451C (OSRAM)
WO (1) WO2006007474A2 (OSRAM)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7944467B2 (en) * 2003-12-01 2011-05-17 Omnivision Technologies, Inc. Task-based imaging systems
US7469202B2 (en) 2003-12-01 2008-12-23 Omnivision Cdm Optics, Inc. System and method for optimizing optical and digital system designs
US7248757B2 (en) * 2003-12-15 2007-07-24 Canon Kabushiki Kaisha Method, device and computer program for designing a circuit having electric wires and optical connections
US7672558B2 (en) 2004-01-12 2010-03-02 Honeywell International, Inc. Silicon optical device
US7217584B2 (en) * 2004-03-18 2007-05-15 Honeywell International Inc. Bonded thin-film structures for optical modulators and methods of manufacture
US7149388B2 (en) * 2004-03-18 2006-12-12 Honeywell International, Inc. Low loss contact structures for silicon based optical modulators and methods of manufacture
US7177489B2 (en) 2004-03-18 2007-02-13 Honeywell International, Inc. Silicon-insulator-silicon thin-film structures for optical modulators and methods of manufacture
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US20060063679A1 (en) * 2004-09-17 2006-03-23 Honeywell International Inc. Semiconductor-insulator-semiconductor structure for high speed applications
WO2008008084A2 (en) * 2005-09-19 2008-01-17 Cdm Optics, Inc. Task-based imaging systems
US7362443B2 (en) * 2005-11-17 2008-04-22 Honeywell International Inc. Optical gyro with free space resonator and method for sensing inertial rotation rate
US7442589B2 (en) * 2006-01-17 2008-10-28 Honeywell International Inc. System and method for uniform multi-plane silicon oxide layer formation for optical applications
US7514285B2 (en) * 2006-01-17 2009-04-07 Honeywell International Inc. Isolation scheme for reducing film stress in a MEMS device
US7463360B2 (en) 2006-04-18 2008-12-09 Honeywell International Inc. Optical resonator gyro with integrated external cavity beam generator
US7454102B2 (en) * 2006-04-26 2008-11-18 Honeywell International Inc. Optical coupling structure
CN100442298C (zh) * 2006-05-15 2008-12-10 中芯国际集成电路制造(上海)有限公司 栅极根部缺陷与mosfet器件性能相关性的仿真方法
US7535576B2 (en) 2006-05-15 2009-05-19 Honeywell International, Inc. Integrated optical rotation sensor and method for sensing rotation rate
US8117576B2 (en) * 2008-03-05 2012-02-14 Rambus Inc. Method for using an equivalence checker to reduce verification effort in a system having analog blocks
US8219947B2 (en) * 2008-09-15 2012-07-10 Synopsys, Inc. Method and apparatus for merging EDA coverage logs of coverage data
US8316342B1 (en) * 2010-06-02 2012-11-20 Cadence Design Systems, Inc. Method and apparatus for concurrent design of modules across different design entry tools targeted to a single layout
US8521483B1 (en) 2010-06-02 2013-08-27 Cadence Design Systems, Inc. Method and apparatus for concurrent design of modules across different design entry tools targeted to single simulation
US8527257B2 (en) 2011-07-01 2013-09-03 Fujitsu Limited Transition-based macro-models for analog simulation
US8903698B2 (en) 2012-05-15 2014-12-02 Fujitsu Limited Generating behavioral models for analog circuits
US20150067621A1 (en) * 2012-09-05 2015-03-05 Mentor Graphics Corporation Logic-Driven Layout Pattern Analysis
CN103164566A (zh) * 2012-12-04 2013-06-19 天津蓝海微科技有限公司 版图验证规则的测试向量辅助层生成方法
US8856701B1 (en) * 2013-03-12 2014-10-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method of radio-frequency and microwave device generation
US8726205B1 (en) 2013-04-15 2014-05-13 Nvidia Corporation Optimized simulation technique for design verification of an electronic circuit
US8813019B1 (en) 2013-04-30 2014-08-19 Nvidia Corporation Optimized design verification of an electronic circuit
CN105653744A (zh) * 2014-11-13 2016-06-08 中芯国际集成电路制造(上海)有限公司 版图布局的设计方法及装置
EP3268782B1 (en) * 2015-07-08 2023-03-22 Hewlett Packard Enterprise Development LP Photonic circuit design systems
US11023648B2 (en) 2017-12-12 2021-06-01 Siemens Industry Software Inc. Puzzle-based pattern analysis and classification
US12387022B2 (en) * 2022-03-02 2025-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method of optimizing an integrated circuit design
CN117332742B (zh) * 2023-12-01 2024-02-23 芯动微电子科技(武汉)有限公司 一种芯片设计阶段的仿真验证方法和装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001230638A (ja) * 2000-02-18 2001-08-24 Nec Eng Ltd 光送受信回路の設計方法
JP2005174153A (ja) * 2003-12-15 2005-06-30 Canon Inc 電気配線と光接続を有する回路の設計方法、設計装置、設計用プログラム
JP2005174154A (ja) * 2003-12-15 2005-06-30 Canon Inc 電気配線と光接続を有する回路の設計方法、設計装置、設計用プログラム

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5222030A (en) * 1990-04-06 1993-06-22 Lsi Logic Corporation Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5930150A (en) * 1996-09-06 1999-07-27 Lucent Technologies Inc. Method and system for designing and analyzing optical application specific integrated circuits
US5914889A (en) * 1996-09-13 1999-06-22 Lucent Technologies Inc. Method and system for generating a mask layout of an optical integrated circuit
US6110217A (en) * 1997-10-03 2000-08-29 International Business Machines Corporation System and method for synchronization of multiple analog servers on a simulation backplane
US6845184B1 (en) * 1998-10-09 2005-01-18 Fujitsu Limited Multi-layer opto-electronic substrates with electrical and optical interconnections and methods for making
US7031889B1 (en) * 1999-03-22 2006-04-18 Hewlett-Packard Development Company, L.P. Method and apparatus for evaluating the design quality of network nodes
US6446243B1 (en) * 1999-04-23 2002-09-03 Novas Software, Inc. Method for functional verification of VLSI circuit designs utilizing reusable functional blocks or intellectual property cores
US6438735B1 (en) * 1999-05-17 2002-08-20 Synplicity, Inc. Methods and apparatuses for designing integrated circuits
US6480816B1 (en) * 1999-06-14 2002-11-12 Sanjay Dhar Circuit simulation using dynamic partitioning and on-demand evaluation
US6816825B1 (en) * 1999-06-18 2004-11-09 Nec Corporation Simulation vector generation from HDL descriptions for observability-enhanced statement coverage
US7065481B2 (en) * 1999-11-30 2006-06-20 Synplicity, Inc. Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer
US6587995B1 (en) * 2000-04-19 2003-07-01 Koninklijke Philips Electronics N.V. Enhanced programmable core model with integrated graphical debugging functionality
US6718522B1 (en) * 2000-08-15 2004-04-06 Hewlett-Packard Development Company, L.P. Electrical rules checker system and method using tri-state logic for electrical rule checks
US6502223B1 (en) * 2001-04-30 2002-12-31 Hewlett-Packard Company Method for simulating noise on the input of a static gate and determining noise on the output
US6912330B2 (en) * 2001-05-17 2005-06-28 Sioptical Inc. Integrated optical/electronic circuits and associated methods of simultaneous generation thereof
US6980945B2 (en) * 2001-12-04 2005-12-27 Koninklijke Philips Electronics N.V. Synchronized simulation of software and hardware in the analog domain
US6745372B2 (en) * 2002-04-05 2004-06-01 Numerical Technologies, Inc. Method and apparatus for facilitating process-compliant layout optimization
US20030195736A1 (en) * 2002-04-11 2003-10-16 Sun Microsystems, Inc. Method of storing cross-hierarchy coupling data in a hierarchical circuit model
US6898767B2 (en) * 2002-05-09 2005-05-24 Lsi Logic Corporation Method and apparatus for custom design in a standard cell design environment
US6826739B2 (en) * 2002-05-13 2004-11-30 Agilent Technologies, Inc. System and method for placing substrate contacts in a datapath stack in an integrated circuit design
US6983443B2 (en) * 2002-05-22 2006-01-03 Agilent Technologies, Inc. System and method for placing clock drivers in a standard cell block
US6807658B2 (en) * 2002-06-05 2004-10-19 Agilent Technologies, Inc. Systems and methods for performing clock gating checks
US6815729B1 (en) * 2002-10-09 2004-11-09 Cypress Semiconductor Corp. Electro-optical apparatus
AU2002952700A0 (en) * 2002-11-18 2002-11-28 Vpisystems Pty Ltd Simulation player
US7055113B2 (en) * 2002-12-31 2006-05-30 Lsi Logic Corporation Simplified process to design integrated circuits
US7155689B2 (en) * 2003-10-07 2006-12-26 Magma Design Automation, Inc. Design-manufacturing interface via a unified model
US6969903B2 (en) * 2004-01-19 2005-11-29 International Business Machines Corporation High tolerance TCR balanced high current resistor for RF CMOS and RF SiGe BiCMOS applications and cadenced based hierarchical parameterized cell design kit with tunable TCR and ESD resistor ballasting feature

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001230638A (ja) * 2000-02-18 2001-08-24 Nec Eng Ltd 光送受信回路の設計方法
JP2005174153A (ja) * 2003-12-15 2005-06-30 Canon Inc 電気配線と光接続を有する回路の設計方法、設計装置、設計用プログラム
JP2005174154A (ja) * 2003-12-15 2005-06-30 Canon Inc 電気配線と光接続を有する回路の設計方法、設計装置、設計用プログラム

Also Published As

Publication number Publication date
CN100492372C (zh) 2009-05-27
CN101036145A (zh) 2007-09-12
US20050289490A1 (en) 2005-12-29
KR20070040792A (ko) 2007-04-17
US7269809B2 (en) 2007-09-11
WO2006007474A3 (en) 2007-04-19
CA2581451C (en) 2013-09-24
WO2006007474A2 (en) 2006-01-19
KR101145972B1 (ko) 2012-05-22
CA2581451A1 (en) 2006-01-19

Similar Documents

Publication Publication Date Title
US7269809B2 (en) Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
CN108830008B (zh) 一种标准单元库全模型的测试方法及测试系统
Riesgo et al. Design methodologies based on hardware description languages
US7937256B2 (en) Systems and methods of efficient library characterization for integrated circuit cell libraries
KR100846089B1 (ko) 설계 블록들 사이에 다수의 글루 로직 엘리먼트들을 분배하는 방법 및 글루 로직 분배 효율을 증가시키는 방법
CN104376138B (zh) 集成电路芯片的时序确定方法和装置
JPH10207937A (ja) レイアウト・クリティカルなネット用のタイミング・エラー限界値をフィルタリングすることにより、マイクロエレクトロニクス回路のレイアウト後検証を実行する方法、装置およびコンピュータ・プログラム製品
US8205177B2 (en) Non-linear receiver model for gate-level delay calculation
KR20090077692A (ko) 반도체 장치의 제조 방법, 반도체 장치의 제조 프로그램 및반도체 장치의 제조 시스템
Sadrossadat et al. Nonlinear electronic/photonic component modeling using adjoint state-space dynamic neural network technique
US20040025136A1 (en) Method for designing a custom ASIC library
JP5265151B2 (ja) ゲートレベルでの動的シミュレーション方法及び装置
US6560571B1 (en) Method and apparatus for prioritizing the order in which checks are performed on a node in an integrated circuit
US6550041B1 (en) Method and apparatus for evaluating the design quality of network nodes
US7086017B1 (en) Method of post-implementation simulation of a HDL design
US20030212975A1 (en) System and methods for placing clock buffers in a datapath stack
Heins et al. Design flow automation for silicon photonics: Challenges, collaboration, and standardization
Golshan ASIC Design Implementation Process
US8316336B1 (en) Method and mechanism for modeling interconnect structures for integrated circuits
US6718522B1 (en) Electrical rules checker system and method using tri-state logic for electrical rule checks
JP4080464B2 (ja) 検証ベクタ生成方法およびこれを用いた電子回路の検証方法
Richard Building a System
Lienig et al. Methodologies for Physical Design: Models, Styles, Tasks, and Flows
US6484295B1 (en) Electrical rules checker system and method providing quality assurance of tri-state logic
US7689953B1 (en) Method and apparatus for determining cell-based timing elements from a transistor-level design

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080610

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080610

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100511

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20101019