JP2008186517A5 - - Google Patents

Download PDF

Info

Publication number
JP2008186517A5
JP2008186517A5 JP2007019295A JP2007019295A JP2008186517A5 JP 2008186517 A5 JP2008186517 A5 JP 2008186517A5 JP 2007019295 A JP2007019295 A JP 2007019295A JP 2007019295 A JP2007019295 A JP 2007019295A JP 2008186517 A5 JP2008186517 A5 JP 2008186517A5
Authority
JP
Japan
Prior art keywords
phase
signal
shift amount
register
phase shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007019295A
Other languages
English (en)
Japanese (ja)
Other versions
JP4837586B2 (ja
JP2008186517A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007019295A priority Critical patent/JP4837586B2/ja
Priority claimed from JP2007019295A external-priority patent/JP4837586B2/ja
Priority to US12/010,674 priority patent/US7983112B2/en
Publication of JP2008186517A publication Critical patent/JP2008186517A/ja
Publication of JP2008186517A5 publication Critical patent/JP2008186517A5/ja
Application granted granted Critical
Publication of JP4837586B2 publication Critical patent/JP4837586B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007019295A 2007-01-30 2007-01-30 半導体装置 Expired - Fee Related JP4837586B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007019295A JP4837586B2 (ja) 2007-01-30 2007-01-30 半導体装置
US12/010,674 US7983112B2 (en) 2007-01-30 2008-01-29 Semiconductor device which transmits or receives a signal to or from an external memory by a DDR system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007019295A JP4837586B2 (ja) 2007-01-30 2007-01-30 半導体装置

Publications (3)

Publication Number Publication Date
JP2008186517A JP2008186517A (ja) 2008-08-14
JP2008186517A5 true JP2008186517A5 (enExample) 2010-02-25
JP4837586B2 JP4837586B2 (ja) 2011-12-14

Family

ID=39667810

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007019295A Expired - Fee Related JP4837586B2 (ja) 2007-01-30 2007-01-30 半導体装置

Country Status (2)

Country Link
US (1) US7983112B2 (enExample)
JP (1) JP4837586B2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4785465B2 (ja) * 2005-08-24 2011-10-05 ルネサスエレクトロニクス株式会社 インタフェース回路及び半導体装置
US7836372B2 (en) 2007-06-08 2010-11-16 Apple Inc. Memory controller with loopback test interface
US8234422B2 (en) * 2009-09-11 2012-07-31 Avago Technologies Enterprise IP (Singapore) Pte. Ltd Interfaces, circuits, and methods for communicating with a double data rate memory device
US8279697B2 (en) 2009-09-11 2012-10-02 Avago Technologies Enterprise IP (Singapore) Pte. Ltd. Circuits and methods for reducing noise in the power supply of circuits coupled to a bidirectional bus
JP5314612B2 (ja) * 2010-02-04 2013-10-16 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2012027734A (ja) * 2010-07-23 2012-02-09 Panasonic Corp メモリコントローラおよびメモリアクセスシステム
KR102336455B1 (ko) 2015-01-22 2021-12-08 삼성전자주식회사 집적 회로 및 집적 회로를 포함하는 스토리지 장치
KR102371893B1 (ko) * 2017-05-18 2022-03-08 삼성전자주식회사 반도체 메모리 칩, 반도체 메모리 패키지, 및 이를 이용한 전자 시스템
EP3557786A1 (en) 2018-04-16 2019-10-23 Samsung Electronics Co., Ltd. Method of testing rf integrated circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570944B2 (en) * 2001-06-25 2003-05-27 Rambus Inc. Apparatus for data recovery in a synchronous chip-to-chip system
JP3483437B2 (ja) 1997-08-29 2004-01-06 富士通株式会社 半導体装置及びその試験方法
KR100303775B1 (ko) * 1998-10-28 2001-09-24 박종섭 디디알 에스디램에서 데이터스트로브신호를 제어하기 위한 방법및 장치
JP2000187612A (ja) * 1998-12-22 2000-07-04 Nkk Corp データフェッチタイミング切り替え回路
US6615345B1 (en) * 1999-07-29 2003-09-02 Micron Technology, Inc. System and method for regulating data capture in response to data strobe using preamble, postamble and strobe signature
US7002378B2 (en) * 2000-12-29 2006-02-21 Intel Corporation Valid data strobe detection technique
JP2003173290A (ja) * 2001-12-06 2003-06-20 Ricoh Co Ltd メモリ制御装置
US7117382B2 (en) * 2002-05-30 2006-10-03 Sun Microsystems, Inc. Variably controlled delay line for read data capture timing window
KR100626375B1 (ko) * 2003-07-21 2006-09-20 삼성전자주식회사 고주파로 동작하는 반도체 메모리 장치 및 모듈
US7259606B2 (en) * 2004-01-27 2007-08-21 Nvidia Corporation Data sampling clock edge placement training for high speed GPU-memory interface
JP4785465B2 (ja) * 2005-08-24 2011-10-05 ルネサスエレクトロニクス株式会社 インタフェース回路及び半導体装置
JP4878215B2 (ja) * 2006-05-26 2012-02-15 ルネサスエレクトロニクス株式会社 インタフェース回路及びメモリ制御装置
US7685393B2 (en) * 2006-06-30 2010-03-23 Mosaid Technologies Incorporated Synchronous memory read data capture
US7652932B2 (en) * 2007-07-19 2010-01-26 Mosaid Technologies Incorporated Memory system having incorrupted strobe signals

Similar Documents

Publication Publication Date Title
JP2008186517A5 (enExample)
JP4837586B2 (ja) 半導体装置
US7983094B1 (en) PVT compensated auto-calibration scheme for DDR3
TW200703337A (en) Duty cycle correction device
KR20130139348A (ko) 데이터 블록에 명령을 제공하기 위한 명령 경로, 장치, 및 방법
US20080080267A1 (en) Data output control circuit and data output control method
JP2008529426A5 (enExample)
US9318176B2 (en) Semiconductor integrated circuit
JP2012104197A5 (enExample)
US8422331B2 (en) Data output control circuit and data output control method
KR20080076615A (ko) 쉬프터와 가산기를 이용하여 지연 시간을 조절하는 지연고정 루프 및 클럭 지연 방법
JP4852770B2 (ja) 遅延回路のための方法および装置
CN110809799A (zh) 用于频率模式检测和实施的系统和方法
US7663397B2 (en) Semiconductor device including on-die termination control circuit having pipe line varying with frequency range
US11082034B1 (en) Cycle accurate skew adjust
WO2011005999A3 (en) Dqs resync calibration
JP2006145527A5 (enExample)
US11043946B1 (en) Continuous skew adjust
JP2013109637A (ja) メモリインターフェース回路、および、そのメモリインターフェース回路の動作方法
EP1277112B1 (en) Capturing of a register value to another clock domain
CN110246529B (zh) 延迟电路
CN109101691B (zh) 一种双倍速率数据传输接口的数据采样方法
US7995422B2 (en) Burst order control circuit and method thereof
US8269535B1 (en) Delay-locked loop and method of using the same
US8957714B2 (en) Measure-based delay circuit