JP2008072166A - 位相同期回路および電子機器 - Google Patents
位相同期回路および電子機器 Download PDFInfo
- Publication number
- JP2008072166A JP2008072166A JP2006246327A JP2006246327A JP2008072166A JP 2008072166 A JP2008072166 A JP 2008072166A JP 2006246327 A JP2006246327 A JP 2006246327A JP 2006246327 A JP2006246327 A JP 2006246327A JP 2008072166 A JP2008072166 A JP 2008072166A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- current
- unit
- oscillation
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0898—Details of the current generators the source or sink current values being variable
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006246327A JP2008072166A (ja) | 2006-09-12 | 2006-09-12 | 位相同期回路および電子機器 |
| US11/900,110 US7616067B2 (en) | 2006-09-12 | 2007-09-10 | Phase synchronization circuit and electronic apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006246327A JP2008072166A (ja) | 2006-09-12 | 2006-09-12 | 位相同期回路および電子機器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2008072166A true JP2008072166A (ja) | 2008-03-27 |
| JP2008072166A5 JP2008072166A5 (enExample) | 2009-04-16 |
Family
ID=39168965
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006246327A Pending JP2008072166A (ja) | 2006-09-12 | 2006-09-12 | 位相同期回路および電子機器 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7616067B2 (enExample) |
| JP (1) | JP2008072166A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009246605A (ja) * | 2008-03-31 | 2009-10-22 | Sony Corp | Pll回路およびそのic |
| JP2010035098A (ja) * | 2008-07-31 | 2010-02-12 | Sony Corp | 位相同期回路並びに記録再生装置および電子機器 |
| JP2013519312A (ja) * | 2010-02-04 | 2013-05-23 | アルテラ コーポレイション | オートスピードネゴシエーションおよび他の可能な特徴を有するクロック・データ再生回路 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009038778A (ja) * | 2007-08-06 | 2009-02-19 | Nec Electronics Corp | Vco回路及びそれを用いたpll回路 |
| US7884676B1 (en) * | 2009-08-03 | 2011-02-08 | Panasonic Corporation | PLL/FLL circuit with gain control |
| KR101391352B1 (ko) * | 2011-12-19 | 2014-05-07 | 삼성전자주식회사 | 메모리 시스템 및 그것의 프로그램 방법 |
| JP5727961B2 (ja) * | 2012-03-30 | 2015-06-03 | ルネサスエレクトロニクス株式会社 | 半導体装置及びバラツキ情報取得プログラム |
| JP6559548B2 (ja) * | 2015-11-11 | 2019-08-14 | エイブリック株式会社 | 発振回路装置 |
| US10447253B2 (en) | 2017-12-13 | 2019-10-15 | Megachips Corporation | High performance PLL based on PVT independent stable oscillator |
| CN108711735B (zh) * | 2018-08-20 | 2024-05-24 | 江苏科大亨芯半导体技术有限公司 | 用于直调激光驱动器的温度补偿电路 |
| US10848164B1 (en) * | 2020-02-28 | 2020-11-24 | Ciena Corporation | Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter |
| CN115510388B (zh) * | 2022-11-23 | 2023-03-24 | 深圳市恒运昌真空技术有限公司 | 信号同步方法、装置和等离子电源系统 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10154934A (ja) * | 1996-11-21 | 1998-06-09 | Fujitsu Ltd | 高安定化されたpll周波数シンセサイザ回路 |
| WO2001054283A1 (en) * | 2000-01-17 | 2001-07-26 | Fujitsu Limited | Pll circuit |
| JP2006180428A (ja) * | 2004-12-24 | 2006-07-06 | Matsushita Electric Ind Co Ltd | 位相同期回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6998922B2 (en) * | 2003-09-08 | 2006-02-14 | Broadcom Corp. | Phase locked loop modulator calibration techniques |
| JP2005311945A (ja) * | 2004-04-26 | 2005-11-04 | Matsushita Electric Ind Co Ltd | Pll回路、無線通信装置及び発振周波数制御方法 |
| US7148760B2 (en) * | 2004-12-30 | 2006-12-12 | Nokia Corporation | VCO gain tuning using voltage measurements and frequency iteration |
-
2006
- 2006-09-12 JP JP2006246327A patent/JP2008072166A/ja active Pending
-
2007
- 2007-09-10 US US11/900,110 patent/US7616067B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10154934A (ja) * | 1996-11-21 | 1998-06-09 | Fujitsu Ltd | 高安定化されたpll周波数シンセサイザ回路 |
| WO2001054283A1 (en) * | 2000-01-17 | 2001-07-26 | Fujitsu Limited | Pll circuit |
| JP2006180428A (ja) * | 2004-12-24 | 2006-07-06 | Matsushita Electric Ind Co Ltd | 位相同期回路 |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009246605A (ja) * | 2008-03-31 | 2009-10-22 | Sony Corp | Pll回路およびそのic |
| US7965144B2 (en) | 2008-03-31 | 2011-06-21 | Sony Corporation | Phase locked loop circuit and integrated circuit for the same |
| JP2010035098A (ja) * | 2008-07-31 | 2010-02-12 | Sony Corp | 位相同期回路並びに記録再生装置および電子機器 |
| US8089317B2 (en) | 2008-07-31 | 2012-01-03 | Sony Corporation | Phase-locked loop circuit, recording-and-reproducing apparatus, and electronic apparatus |
| JP2013519312A (ja) * | 2010-02-04 | 2013-05-23 | アルテラ コーポレイション | オートスピードネゴシエーションおよび他の可能な特徴を有するクロック・データ再生回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20080061889A1 (en) | 2008-03-13 |
| US7616067B2 (en) | 2009-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7616067B2 (en) | Phase synchronization circuit and electronic apparatus | |
| CN101640537B (zh) | 锁相环电路、读写装置及电子装置 | |
| JP4683088B2 (ja) | 位相同期回路並びに記録再生装置および電子機器 | |
| US8742815B2 (en) | Temperature-independent oscillators and delay elements | |
| US7737792B2 (en) | Phase Locked loop circuit and semiconductor integrated circuit device using the same | |
| US6496470B2 (en) | Disk reproducing apparatus having active wide-range PLL device | |
| US7567140B2 (en) | Voltage controlled oscillator having a bandwidth adjusted amplitude control loop | |
| CN101027727A (zh) | 信息重放装置 | |
| JPH08167841A (ja) | ディジタルpll回路 | |
| JP2001273725A (ja) | 位相同期ループ及び静止位相誤差制御方法 | |
| JP2008219116A (ja) | ゲイン補正回路、位相同期回路及びフィルタ回路 | |
| JP5231931B2 (ja) | Pll回路 | |
| JP2003023354A (ja) | デジタル制御発振器 | |
| JP2006140639A (ja) | 発振信号生成器及びその装置 | |
| US20060285619A1 (en) | Digital control oscillator | |
| JP5264401B2 (ja) | Pll回路 | |
| JP2013131260A (ja) | 光ディスク装置 | |
| US20090219792A1 (en) | Data reproducing device and data reproducing method | |
| JP3101497U (ja) | 位相ロックループ回路 | |
| JP2009124737A (ja) | 位相同期回路およびそれを用いた半導体集積回路装置 | |
| JPH09213009A (ja) | 再生装置 | |
| JP2003318729A (ja) | データリカバリ回路およびこれを用いたディスク装置 | |
| JP2008159265A (ja) | Pll回路 | |
| KR20060074516A (ko) | 위상 고정 루프의 전하 펌프 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090225 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090225 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20091007 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091016 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100819 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100824 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20101221 |