JP2007525114A - プログラマブルで一時停止可能なクロック発生ユニット - Google Patents

プログラマブルで一時停止可能なクロック発生ユニット Download PDF

Info

Publication number
JP2007525114A
JP2007525114A JP2006550427A JP2006550427A JP2007525114A JP 2007525114 A JP2007525114 A JP 2007525114A JP 2006550427 A JP2006550427 A JP 2006550427A JP 2006550427 A JP2006550427 A JP 2006550427A JP 2007525114 A JP2007525114 A JP 2007525114A
Authority
JP
Japan
Prior art keywords
clock
clock signal
frequency
sequence
electronic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2006550427A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007525114A5 (enExample
Inventor
フランチェスコ、ペッソラーノ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips NV, Koninklijke Philips Electronics NV filed Critical Koninklijke Philips NV
Publication of JP2007525114A publication Critical patent/JP2007525114A/ja
Publication of JP2007525114A5 publication Critical patent/JP2007525114A5/ja
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Logic Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2006550427A 2004-01-29 2005-01-21 プログラマブルで一時停止可能なクロック発生ユニット Withdrawn JP2007525114A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04100320 2004-01-29
PCT/IB2005/050245 WO2005074138A2 (en) 2004-01-29 2005-01-21 Programmable and pausable clock generation unit

Publications (2)

Publication Number Publication Date
JP2007525114A true JP2007525114A (ja) 2007-08-30
JP2007525114A5 JP2007525114A5 (enExample) 2008-03-06

Family

ID=34814373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006550427A Withdrawn JP2007525114A (ja) 2004-01-29 2005-01-21 プログラマブルで一時停止可能なクロック発生ユニット

Country Status (5)

Country Link
US (1) US7961820B2 (enExample)
EP (1) EP1716470A2 (enExample)
JP (1) JP2007525114A (enExample)
CN (1) CN100565422C (enExample)
WO (1) WO2005074138A2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120089759A1 (en) * 2010-10-08 2012-04-12 Qualcomm Incorporated Arbitrating Stream Transactions Based on Information Related to the Stream Transaction(s)
US20120197570A1 (en) * 2011-01-27 2012-08-02 Mehran Ramezani Measurement of Parameters Within an Integrated Circuit Chip Using a Nano-Probe
US9582026B2 (en) 2014-09-30 2017-02-28 Samsung Electronics Co., Ltd. System-on-chip to support full handshake and mobile device having the same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8615399D0 (en) * 1986-06-24 1986-07-30 Int Computers Ltd Switching circuit
JP2666479B2 (ja) * 1989-06-16 1997-10-22 松下電器産業株式会社 クロック切換回路及びクロック切換方法
GB9109445D0 (en) * 1991-05-01 1991-06-26 Ncr Co A circuit for glitch-free switching of asynchronous clock sources
US5208557A (en) * 1992-02-18 1993-05-04 Texas Instruments Incorporated Multiple frequency ring oscillator
JPH05259848A (ja) * 1992-03-11 1993-10-08 Nec Corp クロック発生装置
EP0613074B1 (en) 1992-12-28 1998-04-01 Advanced Micro Devices, Inc. Microprocessor circuit having two timing signals
US6219797B1 (en) * 1993-02-09 2001-04-17 Dallas Semiconductor Corporation Microcontroller with selectable oscillator source
US5398244A (en) * 1993-07-16 1995-03-14 Intel Corporation Method and apparatus for reduced latency in hold bus cycles
US5652536A (en) * 1995-09-25 1997-07-29 Cirrus Logic, Inc. Non-glitch clock switching circuit
GB9611425D0 (en) * 1996-05-31 1996-08-07 Tracker Network Uk Ltd Digital communications
US6088591A (en) * 1996-06-28 2000-07-11 Aironet Wireless Communications, Inc. Cellular system hand-off protocol
US6005904A (en) * 1997-10-16 1999-12-21 Oasis Design, Inc. Phase-locked loop with protected output during instances when the phase-locked loop is unlocked
US20020172309A1 (en) * 2001-05-15 2002-11-21 International Business Machines Corporation Universal clock reference
US20050080999A1 (en) * 2003-10-08 2005-04-14 Fredrik Angsmark Memory interface for systems with multiple processors and one memory system

Also Published As

Publication number Publication date
US7961820B2 (en) 2011-06-14
CN1914581A (zh) 2007-02-14
EP1716470A2 (en) 2006-11-02
CN100565422C (zh) 2009-12-02
WO2005074138A3 (en) 2006-03-02
US20070127610A1 (en) 2007-06-07
WO2005074138A2 (en) 2005-08-11

Similar Documents

Publication Publication Date Title
US8769177B1 (en) Interrupt latency reduction
JP5159316B2 (ja) オンデマンド電力管理の方法及び機器
EP1451666B1 (en) Glitch free clock selection switch
JP5317356B2 (ja) クロック制御信号生成回路、クロックセレクタ、及び情報処理装置
US5790609A (en) Apparatus for cleanly switching between various clock sources in a data processing system
EP0840195B1 (en) An apparatus and method for sequencing clocks in a data processing system
US7000140B2 (en) Data processor and data processing system
US6563349B2 (en) Multiplexor generating a glitch free output when selecting from multiple clock signals
JP4206151B2 (ja) クロック発生方法およびシステム
EP2376994B1 (en) Autonomous multi-device event synchronization and sequencing technique eliminating master and slave assignments
JP2008524744A (ja) オンデマンド電力管理の方法及び機器
KR960015134A (ko) 전력 관리상태에 응답하여 다중 클럭된 회로를 클럭하는 클럭 제어기
US6194940B1 (en) Automatic clock switching
JP2007525114A (ja) プログラマブルで一時停止可能なクロック発生ユニット
US6496078B1 (en) Activating on-chip oscillator using ring oscillator
WO2006050747A1 (en) Apparatus and method for controlling voltage and frequency using multiple reference circuits
JPH076155A (ja) シングルチップ・マイクロコンピュータ
EP4246285A1 (en) Semiconductor device operating modes management
JP5003211B2 (ja) クロック制御回路及びクロック制御方法
JP2000222279A (ja) メモリの制御装置および制御方法
JP2004518194A (ja) デジタル処理装置の電力管理
JPH11242529A (ja) クロック制御装置
JP2007526575A (ja) プログラマブルクロック生成
JP2006201856A (ja) 半導体集積回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080121

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080121

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080619

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20091013