CN100565422C - 可编程且可中止的时钟发生单元 - Google Patents

可编程且可中止的时钟发生单元 Download PDF

Info

Publication number
CN100565422C
CN100565422C CNB2005800034454A CN200580003445A CN100565422C CN 100565422 C CN100565422 C CN 100565422C CN B2005800034454 A CNB2005800034454 A CN B2005800034454A CN 200580003445 A CN200580003445 A CN 200580003445A CN 100565422 C CN100565422 C CN 100565422C
Authority
CN
China
Prior art keywords
clock
frequency
clock signal
sequence
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005800034454A
Other languages
English (en)
Chinese (zh)
Other versions
CN1914581A (zh
Inventor
弗朗切斯科·佩索拉诺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1914581A publication Critical patent/CN1914581A/zh
Application granted granted Critical
Publication of CN100565422C publication Critical patent/CN100565422C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Manipulation Of Pulses (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Logic Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CNB2005800034454A 2004-01-29 2005-01-21 可编程且可中止的时钟发生单元 Expired - Fee Related CN100565422C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04100320.3 2004-01-29
EP04100320 2004-01-29

Publications (2)

Publication Number Publication Date
CN1914581A CN1914581A (zh) 2007-02-14
CN100565422C true CN100565422C (zh) 2009-12-02

Family

ID=34814373

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800034454A Expired - Fee Related CN100565422C (zh) 2004-01-29 2005-01-21 可编程且可中止的时钟发生单元

Country Status (5)

Country Link
US (1) US7961820B2 (enExample)
EP (1) EP1716470A2 (enExample)
JP (1) JP2007525114A (enExample)
CN (1) CN100565422C (enExample)
WO (1) WO2005074138A2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120089759A1 (en) * 2010-10-08 2012-04-12 Qualcomm Incorporated Arbitrating Stream Transactions Based on Information Related to the Stream Transaction(s)
US20120197570A1 (en) * 2011-01-27 2012-08-02 Mehran Ramezani Measurement of Parameters Within an Integrated Circuit Chip Using a Nano-Probe
US9582026B2 (en) 2014-09-30 2017-02-28 Samsung Electronics Co., Ltd. System-on-chip to support full handshake and mobile device having the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0560320A1 (en) * 1992-03-11 1993-09-15 Nec Corporation Clock generator
EP0613074B1 (en) * 1992-12-28 1998-04-01 Advanced Micro Devices, Inc. Microprocessor circuit having two timing signals

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8615399D0 (en) * 1986-06-24 1986-07-30 Int Computers Ltd Switching circuit
JP2666479B2 (ja) * 1989-06-16 1997-10-22 松下電器産業株式会社 クロック切換回路及びクロック切換方法
GB9109445D0 (en) * 1991-05-01 1991-06-26 Ncr Co A circuit for glitch-free switching of asynchronous clock sources
US5208557A (en) * 1992-02-18 1993-05-04 Texas Instruments Incorporated Multiple frequency ring oscillator
US6219797B1 (en) * 1993-02-09 2001-04-17 Dallas Semiconductor Corporation Microcontroller with selectable oscillator source
US5398244A (en) * 1993-07-16 1995-03-14 Intel Corporation Method and apparatus for reduced latency in hold bus cycles
US5652536A (en) * 1995-09-25 1997-07-29 Cirrus Logic, Inc. Non-glitch clock switching circuit
GB9611425D0 (en) * 1996-05-31 1996-08-07 Tracker Network Uk Ltd Digital communications
US6088591A (en) * 1996-06-28 2000-07-11 Aironet Wireless Communications, Inc. Cellular system hand-off protocol
US6005904A (en) * 1997-10-16 1999-12-21 Oasis Design, Inc. Phase-locked loop with protected output during instances when the phase-locked loop is unlocked
US20020172309A1 (en) * 2001-05-15 2002-11-21 International Business Machines Corporation Universal clock reference
US20050080999A1 (en) * 2003-10-08 2005-04-14 Fredrik Angsmark Memory interface for systems with multiple processors and one memory system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0560320A1 (en) * 1992-03-11 1993-09-15 Nec Corporation Clock generator
EP0613074B1 (en) * 1992-12-28 1998-04-01 Advanced Micro Devices, Inc. Microprocessor circuit having two timing signals

Also Published As

Publication number Publication date
US7961820B2 (en) 2011-06-14
CN1914581A (zh) 2007-02-14
EP1716470A2 (en) 2006-11-02
JP2007525114A (ja) 2007-08-30
WO2005074138A3 (en) 2006-03-02
US20070127610A1 (en) 2007-06-07
WO2005074138A2 (en) 2005-08-11

Similar Documents

Publication Publication Date Title
CN100527045C (zh) 为低功率设计的动态时钟系统与方法
US6563349B2 (en) Multiplexor generating a glitch free output when selecting from multiple clock signals
EP0840195A2 (en) An apparatus and method for sequencing clocks in a data processing system
JPH10154022A (ja) データ処理システム内の種々のクロック源間を切り替える装置およびその方法
TWI747904B (zh) 系統晶片、時鐘閘控元件、時鐘多工器元件及分頻元件
KR19990014219A (ko) 클록 생성 방법 및 장치
EP3111704B1 (en) Glitch free clock frequency change
JP2005534249A (ja) 乱数生成用の切換え式電子回路
US7030676B2 (en) Timing circuit for separate positive and negative edge placement in a switching DC-DC converter
CN118331912A (zh) 在PCIe系统中自适应调整状态转变时间的方法及关联装置
TWI321904B (en) Frequency prescaler apparatus, method, and system
CN100565422C (zh) 可编程且可中止的时钟发生单元
US7003683B2 (en) Glitchless clock selection circuit
US20100295582A1 (en) Clock circuit for digital circuit
CN105122649A (zh) 高速双模分频器
JP2017049972A (ja) 電子システム及び関連するクロック管理方法
JP2003174358A (ja) プログラマブル論理回路およびそのクロック制御方法
JP2000112756A (ja) Ｃｐｕ動作制御装置および方法
CN114826220B (zh) 一种芯片、时钟生成电路及时钟控制电路
US7106110B2 (en) Clock dithering system and method during frequency scaling
CN113900478B (zh) 一种适用于SoC芯片的时钟模块设计方法
JP2002517935A (ja) 異なる周波数のクロック信号を生成するための同調可能なディジタル発振器回路及び方法
JP2007526575A (ja) プログラマブルクロック生成
JP2002043930A (ja) クロック信号発生装置及びマイクロコンピュータ
CN100483298C (zh) 具有可选择的时钟速度的数字系统

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Effective date: 20071026

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20071026

Address after: Holland Ian Deho Finn

Applicant after: Koninkl Philips Electronics NV

Address before: Holland Ian Deho Finn

Applicant before: Koninklijke Philips Electronics N.V.

C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20091202

Termination date: 20210121