JP2007518149A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007518149A5 JP2007518149A5 JP2006533913A JP2006533913A JP2007518149A5 JP 2007518149 A5 JP2007518149 A5 JP 2007518149A5 JP 2006533913 A JP2006533913 A JP 2006533913A JP 2006533913 A JP2006533913 A JP 2006533913A JP 2007518149 A5 JP2007518149 A5 JP 2007518149A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- memory array
- circuit
- array
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002093 peripheral effect Effects 0.000 claims 4
- 238000003491 array Methods 0.000 claims 2
- 230000006870 function Effects 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/675,005 US6917555B2 (en) | 2003-09-30 | 2003-09-30 | Integrated circuit power management for reducing leakage current in circuit arrays and method therefor |
| PCT/US2004/029935 WO2005034189A2 (en) | 2003-09-30 | 2004-09-14 | Integrated circuit power management for reducing leakage current in circuit arrays and method therefor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007518149A JP2007518149A (ja) | 2007-07-05 |
| JP2007518149A5 true JP2007518149A5 (enExample) | 2007-10-11 |
Family
ID=34377015
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006533913A Pending JP2007518149A (ja) | 2003-09-30 | 2004-09-14 | 回路アレイの漏れ電流を低減するための集積回路電力管理及びそのための方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6917555B2 (enExample) |
| EP (1) | EP1671352A4 (enExample) |
| JP (1) | JP2007518149A (enExample) |
| KR (1) | KR101034909B1 (enExample) |
| TW (1) | TWI368227B (enExample) |
| WO (1) | WO2005034189A2 (enExample) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101035077B1 (ko) * | 2004-02-20 | 2011-05-19 | 삼성전자주식회사 | 다이나믹 전압 스케일링에 따라 전력 소비 감소가 가능한반도체 시스템 |
| US20060005053A1 (en) * | 2004-06-30 | 2006-01-05 | Jones Oscar F Jr | Cache and tag power-down function during low-power data retention standby mode technique for cached integrated circuit memory devices |
| US7209404B2 (en) * | 2005-08-05 | 2007-04-24 | Fortemedia Inc. | Low power memory sub-system architecture |
| US20070043965A1 (en) * | 2005-08-22 | 2007-02-22 | Intel Corporation | Dynamic memory sizing for power reduction |
| KR101254350B1 (ko) * | 2006-01-12 | 2013-04-23 | 삼성전자주식회사 | 버스를 공유하는 이종 시스템 프로세서들 사이에서 누설전류를 차단하기 위한 장치 및 방법 |
| FR2897199A1 (fr) * | 2006-02-03 | 2007-08-10 | St Microelectronics Sa | Dispositif de gestion du pic de consommation d'un domaine a chaque mise sous tension |
| CN100574030C (zh) * | 2006-09-27 | 2009-12-23 | 鸿富锦精密工业(深圳)有限公司 | 泄漏电流防护电路 |
| US7900018B2 (en) * | 2006-12-05 | 2011-03-01 | Electronics And Telecommunications Research Institute | Embedded system and page relocation method therefor |
| US8898400B2 (en) * | 2007-07-23 | 2014-11-25 | Infineon Technologies Ag | Integrated circuit including multiple memory devices |
| US20090113085A1 (en) * | 2007-10-25 | 2009-04-30 | Banyai Chris J | Flushing write buffers |
| US20110204148A1 (en) * | 2008-07-21 | 2011-08-25 | Stuart Colin Littlechild | Device having data storage |
| US7848172B2 (en) * | 2008-11-24 | 2010-12-07 | Agere Systems Inc. | Memory circuit having reduced power consumption |
| US9368162B2 (en) | 2011-02-08 | 2016-06-14 | Freescale Semiconductor, Inc. | Integrated circuit device, power management module and method for providing power management |
| US9065433B2 (en) | 2013-01-16 | 2015-06-23 | Freescale Semiconductor, Inc. | Capacitor charging circuit with low sub-threshold transistor leakage current |
| US11003238B2 (en) * | 2017-04-03 | 2021-05-11 | Nvidia Corporation | Clock gating coupled memory retention circuit |
| US10572388B2 (en) | 2017-08-30 | 2020-02-25 | Micron Technology, Inc. | Managed NVM adaptive cache management |
| US10825486B2 (en) | 2018-04-09 | 2020-11-03 | Nxp Usa, Inc. | High performance method for reduction of memory power consumption employing RAM retention mode control with low latency and maximum granularity |
| CN118228657A (zh) * | 2022-12-19 | 2024-06-21 | 兆易创新科技集团股份有限公司 | 兼具MCU和Flash的系统及其低功耗控制方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5635228A (en) * | 1979-08-31 | 1981-04-07 | Fujitsu Ltd | Power supply system for memory device |
| JP3312162B2 (ja) * | 1994-03-15 | 2002-08-05 | 日本電信電話株式会社 | 半導体メモリ装置 |
| JPH09212416A (ja) * | 1995-11-30 | 1997-08-15 | Toshiba Corp | 計算機システムおよび計算機システムの電力管理方法 |
| US5848428A (en) * | 1996-12-19 | 1998-12-08 | Compaq Computer Corporation | Sense amplifier decoding in a memory device to reduce power consumption |
| US5901103A (en) * | 1997-04-07 | 1999-05-04 | Motorola, Inc. | Integrated circuit having standby control for memory and method thereof |
| KR100297139B1 (ko) * | 1998-04-20 | 2001-10-29 | 가네꼬 히사시 | 반도체 집적회로 |
| JP2000222285A (ja) * | 1999-01-29 | 2000-08-11 | Matsushita Electric Ind Co Ltd | メモリー電力管理装置 |
| US6597620B1 (en) * | 2001-07-18 | 2003-07-22 | Advanced Micro Devices, Inc. | Storage circuit with data retention during power down |
| JP2003045189A (ja) * | 2001-07-31 | 2003-02-14 | Fujitsu Ltd | 半導体メモリ |
| US6766420B2 (en) * | 2001-09-27 | 2004-07-20 | International Business Machines Corporation | Selectively powering portions of system memory in a network server to conserve energy |
-
2003
- 2003-09-30 US US10/675,005 patent/US6917555B2/en not_active Expired - Lifetime
-
2004
- 2004-09-14 WO PCT/US2004/029935 patent/WO2005034189A2/en not_active Ceased
- 2004-09-14 EP EP04783959A patent/EP1671352A4/en not_active Withdrawn
- 2004-09-14 KR KR1020067004730A patent/KR101034909B1/ko not_active Expired - Fee Related
- 2004-09-14 JP JP2006533913A patent/JP2007518149A/ja active Pending
- 2004-09-23 TW TW093128882A patent/TWI368227B/zh not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2007518149A5 (enExample) | ||
| TW200502962A (en) | MRAM architecture for low power consumption and high selectivity | |
| WO2005034189A3 (en) | Integrated circuit power management for reducing leakage current in circuit arrays and method therefor | |
| JP2003015787A5 (enExample) | ||
| US9405344B1 (en) | Method and apparatus for activating sleep mode | |
| JP2013250964A5 (enExample) | ||
| US7630270B2 (en) | Dual mode SRAM architecture for voltage scaling and power management | |
| WO2021031842A1 (zh) | 充电电路、充电芯片、终端和电路控制方法 | |
| CN105827007A (zh) | 双电池供电电路 | |
| JP2007018504A (ja) | モバイル機器用超低電圧電力供給 | |
| KR20160067595A (ko) | 반도체 장치의 동작 방법 | |
| TW201035747A (en) | Method for reducing power consumption and device with an embedded memory module | |
| TW200509141A (en) | Semiconductor memory device | |
| JP2005071556A5 (enExample) | ||
| JP2011511395A5 (enExample) | ||
| CN202421996U (zh) | 一种供电控制电路 | |
| CN207489473U (zh) | 一种硬盘供电切换电路 | |
| CN104122807A (zh) | 电子装置及其关机控制系统 | |
| TWI420296B (zh) | 具有待機組態的電子裝置及其操作方法 | |
| WO2021023293A1 (zh) | 充电电路、充电芯片、终端和充电系统 | |
| CN220342096U (zh) | 一种冷冗余模式克服gpu跳载装置 | |
| CN205485906U (zh) | 用于笔记本电脑的电源电路及笔记本电脑 | |
| CN204883680U (zh) | 一种笔记本电脑 | |
| CN218447231U (zh) | 一种具有稳压和断电保护功能的移动硬盘盒 | |
| CN217428358U (zh) | 助听器验配接口保护电路 |