JP2007508620A - マルチマスタ共用資源システム中で使用するための通信ステアリング - Google Patents

マルチマスタ共用資源システム中で使用するための通信ステアリング Download PDF

Info

Publication number
JP2007508620A
JP2007508620A JP2006533965A JP2006533965A JP2007508620A JP 2007508620 A JP2007508620 A JP 2007508620A JP 2006533965 A JP2006533965 A JP 2006533965A JP 2006533965 A JP2006533965 A JP 2006533965A JP 2007508620 A JP2007508620 A JP 2007508620A
Authority
JP
Japan
Prior art keywords
bus
resource
master
bus master
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006533965A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007508620A5 (enExample
Inventor
ディ． ベッドウェル、ライアン
アール． クルーズ、アーナルド
ジェイ． バグリカ、ジョン
シー． モイヤー、ウィリアム
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2007508620A publication Critical patent/JP2007508620A/ja
Publication of JP2007508620A5 publication Critical patent/JP2007508620A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Power Sources (AREA)
JP2006533965A 2003-10-09 2004-09-22 マルチマスタ共用資源システム中で使用するための通信ステアリング Pending JP2007508620A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/682,571 US20050080961A1 (en) 2003-10-09 2003-10-09 Communication steering for use in a multi-master shared resource system
PCT/US2004/031053 WO2005038563A2 (en) 2003-10-09 2004-09-22 Communication steering for use in a multi-master shared resource system

Publications (2)

Publication Number Publication Date
JP2007508620A true JP2007508620A (ja) 2007-04-05
JP2007508620A5 JP2007508620A5 (enExample) 2007-11-08

Family

ID=34422548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006533965A Pending JP2007508620A (ja) 2003-10-09 2004-09-22 マルチマスタ共用資源システム中で使用するための通信ステアリング

Country Status (7)

Country Link
US (2) US20050080961A1 (enExample)
EP (1) EP1673698A2 (enExample)
JP (1) JP2007508620A (enExample)
KR (1) KR101111466B1 (enExample)
CN (1) CN100555256C (enExample)
TW (1) TWI349202B (enExample)
WO (1) WO2005038563A2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050080961A1 (en) * 2003-10-09 2005-04-14 Bedwell Ryan D. Communication steering for use in a multi-master shared resource system
US7865641B2 (en) * 2006-09-29 2011-01-04 Qimonda Ag Synchronization and scheduling of a dual master serial channel
US8601194B2 (en) * 2011-02-08 2013-12-03 Red Hat Israel, Ltd. On-demand interrupt vector allocation based on activity detection
WO2012117435A1 (en) * 2011-02-28 2012-09-07 Hitachi, Ltd. Storage apparatus and data processing method of the same
US20140164659A1 (en) * 2012-12-06 2014-06-12 Wasim Quddus Regulating access to slave devices
JP7169942B2 (ja) * 2019-06-17 2022-11-11 ルネサスエレクトロニクス株式会社 半導体装置及びその動作方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH117429A (ja) * 1997-06-16 1999-01-12 Nec Corp 共有バス型マルチプロセッサシステムの割り込み負荷分散システム
JP2001282701A (ja) * 2000-03-31 2001-10-12 Aiwa Co Ltd 情報処理装置及び情報処理方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4574350A (en) * 1982-05-19 1986-03-04 At&T Bell Laboratories Shared resource locking apparatus
US5669002A (en) * 1990-06-28 1997-09-16 Digital Equipment Corp. Multi-processor resource locking mechanism with a lock register corresponding to each resource stored in common memory
US5280585A (en) * 1990-09-28 1994-01-18 Hewlett-Packard Company Device sharing system using PCL macros
JPH04318654A (ja) * 1991-02-13 1992-11-10 Hewlett Packard Co <Hp> マイクロプロセッサへの割り込みのリダイレクションシステム
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
US5640571A (en) * 1995-03-01 1997-06-17 Intel Corporation Interrupt steering for a computer system
US5872980A (en) * 1996-01-25 1999-02-16 International Business Machines Corporation Semaphore access control buffer and method for accelerated semaphore operations
US6308239B1 (en) * 1996-11-07 2001-10-23 Hitachi, Ltd. Interface switching apparatus and switching control method
JP3287283B2 (ja) * 1997-10-20 2002-06-04 日本電気株式会社 Ｐｃｉバスの割り込みステアリング回路
US6163829A (en) * 1998-04-17 2000-12-19 Intelect Systems Corporation DSP interrupt control for handling multiple interrupts
JP4236729B2 (ja) * 1998-05-07 2009-03-11 株式会社リコー データ処理装置
US6101557A (en) * 1998-05-29 2000-08-08 International Business Machines Corporation Method and system for remote function control and delegation within multifunction bus supported devices
US6092210A (en) * 1998-10-14 2000-07-18 Cypress Semiconductor Corp. Device and method for synchronizing the clocks of interconnected universal serial buses
US6408347B1 (en) * 1998-12-10 2002-06-18 Cisco Technology, Inc. Integrated multi-function adapters using standard interfaces through single a access point
US6295571B1 (en) * 1999-03-19 2001-09-25 Times N Systems, Inc. Shared memory apparatus and method for multiprocessor systems
JP3641169B2 (ja) * 1999-08-06 2005-04-20 株式会社エヌ・ティ・ティ・ドコモ Ｕｓｂ対応電子機器
US6466998B1 (en) * 1999-08-25 2002-10-15 Intel Corporation Interrupt routing mechanism for routing interrupts from peripheral bus to interrupt controller
US6546450B1 (en) * 1999-12-22 2003-04-08 Intel Corporation Method and apparatus for sharing a universal serial bus device among multiple computers by switching
US6772241B1 (en) * 2000-09-29 2004-08-03 Intel Corporation Selective interrupt delivery to multiple processors having independent operating systems
US6877057B2 (en) * 2002-01-25 2005-04-05 Dell Products L.P. Information handling system with dynamic interrupt allocation apparatus and methodology
GB2391335B (en) * 2002-03-19 2005-01-12 Sun Microsystems Inc Computer system
KR20030095828A (ko) * 2002-06-14 2003-12-24 삼성전자주식회사 주변기기 인터페이스 장치 및 그에 적합한 우선 순위 제어방법
US20040205280A1 (en) * 2003-04-10 2004-10-14 Jeansonne Jeffrey K. End-point sharing of communication bus interface
US20050080961A1 (en) * 2003-10-09 2005-04-14 Bedwell Ryan D. Communication steering for use in a multi-master shared resource system
US20050080966A1 (en) * 2003-10-09 2005-04-14 Cruz Arnaldo R. Communication steering for use in a multi-master shared resource system
US7023235B2 (en) * 2003-12-12 2006-04-04 Universities Research Association, Inc. Redundant single event upset supression system
GB2412757B (en) * 2004-03-31 2006-02-15 Mentor Graphics Multi-point USB connection
US7523243B2 (en) * 2006-04-14 2009-04-21 Standard Microsystems Corporation Multi-host USB device controller
US7657684B2 (en) * 2006-04-28 2010-02-02 Qualcomm Incorporated USB interrupt endpoint sharing

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH117429A (ja) * 1997-06-16 1999-01-12 Nec Corp 共有バス型マルチプロセッサシステムの割り込み負荷分散システム
JP2001282701A (ja) * 2000-03-31 2001-10-12 Aiwa Co Ltd 情報処理装置及び情報処理方法

Also Published As

Publication number Publication date
TWI349202B (en) 2011-09-21
TW200523744A (en) 2005-07-16
EP1673698A2 (en) 2006-06-28
KR20060123111A (ko) 2006-12-01
WO2005038563A3 (en) 2006-01-12
US7802038B2 (en) 2010-09-21
US20050080961A1 (en) 2005-04-14
CN1867904A (zh) 2006-11-22
KR101111466B1 (ko) 2012-02-21
US20090077291A1 (en) 2009-03-19
CN100555256C (zh) 2009-10-28
WO2005038563A2 (en) 2005-04-28

Similar Documents

Publication Publication Date Title
US7650448B2 (en) I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
US7337249B2 (en) I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
EP2116938B1 (en) Operation apparatus and control method
US6996659B2 (en) Generic bridge core
JPS63231560A (ja) データ処理システム
US7802038B2 (en) Communication steering for use in a multi-master shared resource system
JPH11509950A (ja) Ｎ本未満のｉ／ｏピンを伴うｎビットのデータバス幅をもつマイクロコントローラ及びそのための方法
US20080244131A1 (en) Architecture for configurable bus arbitration in multibus systems with customizable master and slave circuits
US20140164659A1 (en) Regulating access to slave devices
JPH04358252A (ja) ワークステーションおよびその構成方法
US7415558B2 (en) Communication steering for use in a multi-master shared resource system
US6985991B2 (en) Bridge element enabled module and method
JP4642531B2 (ja) データ要求のアービトレーション
JP2015018408A (ja) 入出力制御回路及び入出力制御回路における同期制御方法
JP3861898B2 (ja) データ処理システム、アレイ型プロセッサ、データ処理装置、コンピュータプログラム、情報記憶媒体
CN113032300A (zh) 数据的传输控制方法
JP4723334B2 (ja) Ｄｍａ転送システム
CN100487684C (zh) 用于主/从直接存储器访问硬件和软件控制的方法和设备
JP4765003B2 (ja) マルチプロセッサシステム
JP2007148622A (ja) インターフェース設定方法
JP2011150613A (ja) データ処理装置
WO2011030498A1 (ja) データ処理装置及びデータ処理方法
JP2003131940A (ja) メモリコントローラ装置
JPH03113555A (ja) バスリピータ装置
JPH06332842A (ja) ダイレクト・メモリ・アクセス・制御回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070919

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070919

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100225

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100406

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100921