JP2006500857A5 - - Google Patents

Download PDF

Info

Publication number
JP2006500857A5
JP2006500857A5 JP2004539325A JP2004539325A JP2006500857A5 JP 2006500857 A5 JP2006500857 A5 JP 2006500857A5 JP 2004539325 A JP2004539325 A JP 2004539325A JP 2004539325 A JP2004539325 A JP 2004539325A JP 2006500857 A5 JP2006500857 A5 JP 2006500857A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004539325A
Other versions
JP2006500857A (ja
JP4742219B2 (ja
Filing date
Publication date
Priority claimed from US10/259,012 external-priority patent/US6914489B2/en
Application filed filed Critical
Publication of JP2006500857A publication Critical patent/JP2006500857A/ja
Publication of JP2006500857A5 publication Critical patent/JP2006500857A5/ja
Application granted granted Critical
Publication of JP4742219B2 publication Critical patent/JP4742219B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004539325A 2002-09-26 2003-09-15 電圧制御発振器プリセット回路 Expired - Fee Related JP4742219B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/259,012 US6914489B2 (en) 2002-09-26 2002-09-26 Voltage-controlled oscillator presetting circuit
US10/259,012 2002-09-26
PCT/IB2003/004095 WO2004030216A1 (en) 2002-09-26 2003-09-15 Voltage-controlled oscillator presetting circuit

Publications (3)

Publication Number Publication Date
JP2006500857A JP2006500857A (ja) 2006-01-05
JP2006500857A5 true JP2006500857A5 (ja) 2006-11-09
JP4742219B2 JP4742219B2 (ja) 2011-08-10

Family

ID=32029408

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004539325A Expired - Fee Related JP4742219B2 (ja) 2002-09-26 2003-09-15 電圧制御発振器プリセット回路

Country Status (10)

Country Link
US (1) US6914489B2 (ja)
EP (1) EP1547249B1 (ja)
JP (1) JP4742219B2 (ja)
KR (1) KR101035827B1 (ja)
CN (1) CN100344065C (ja)
AT (1) ATE506751T1 (ja)
AU (1) AU2003260874A1 (ja)
DE (1) DE60336832D1 (ja)
TW (1) TWI325692B (ja)
WO (1) WO2004030216A1 (ja)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100574980B1 (ko) * 2004-04-26 2006-05-02 삼성전자주식회사 빠른 주파수 락을 위한 위상 동기 루프
CN100525072C (zh) * 2005-02-03 2009-08-05 中国科学院半导体研究所 高精度高线性度数模混合信号环路压控振荡器
CN100525071C (zh) * 2005-02-03 2009-08-05 中国科学院半导体研究所 具有工艺误差补偿的数模混合信号环路压控振荡器
US7323944B2 (en) * 2005-04-11 2008-01-29 Qualcomm Incorporated PLL lock management system
US7613268B2 (en) * 2005-04-23 2009-11-03 Nortel Networks Limited Method and apparatus for designing a PLL
US7403063B2 (en) * 2005-11-23 2008-07-22 Mediatek Inc. Apparatus and method for tuning center frequency of a filter
KR100738960B1 (ko) * 2006-02-22 2007-07-12 주식회사 하이닉스반도체 피엘엘 및 그 제어방법
CN101079630B (zh) * 2006-05-23 2010-05-12 中兴通讯股份有限公司 一种用于实现时钟相位平滑切换的数字锁相环装置及方法
US7471126B2 (en) * 2006-10-18 2008-12-30 Faraday Technology Corp. Phase locked loop utilizing frequency folding
JP4374463B2 (ja) * 2006-12-26 2009-12-02 日本電波工業株式会社 発振周波数制御回路
CN101534120B (zh) * 2009-04-09 2011-09-14 华为技术有限公司 锁相环电路及其充电方法
CN101826858B (zh) * 2010-02-25 2012-02-22 华为终端有限公司 一种展频装置、生成展频时钟信号的方法及数字电路系统
US8248167B2 (en) * 2010-06-28 2012-08-21 Mstar Semiconductor, Inc. VCO frequency temperature compensation system for PLLs
TWI419472B (zh) * 2010-11-16 2013-12-11 Mstar Semiconductor Inc 鎖相迴路
TWI419471B (zh) * 2010-11-19 2013-12-11 Mstar Semiconductor Inc 具有校正功能之鎖相迴路及其校正方法
CN103259538B (zh) * 2012-02-15 2016-04-06 珠海扬智电子科技有限公司 具有防骇功能的芯片及其控制方法
CN106230434B (zh) * 2016-07-18 2019-01-08 北华航天工业学院 一种混合锁相环
US10566980B2 (en) * 2018-03-19 2020-02-18 Stmicroelectronics International N.V. Use of a raw oscillator and frequency locked loop to quicken lock time of frequency locked loop
US10594325B2 (en) * 2018-07-06 2020-03-17 Shenzhen GOODIX Technology Co., Ltd. Fast wakeup for crystal oscillator

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4929918A (en) 1989-06-07 1990-05-29 International Business Machines Corporation Setting and dynamically adjusting VCO free-running frequency at system level
US5563552A (en) * 1994-01-28 1996-10-08 International Business Machines Corporation System and method for calibrating damping factor of analog PLL
GB2330258B (en) * 1997-10-07 2001-06-20 Nec Technologies Phase locked loop circuit
DE19906561B4 (de) * 1999-02-17 2005-08-25 Dosch & Amand Gmbh & Co. Kg Phasenregelkreis
FR2798019B1 (fr) * 1999-08-26 2002-08-16 Cit Alcatel Synthetiseur de frequences a boucle de phase
JP3571615B2 (ja) * 2000-05-12 2004-09-29 株式会社ケンウッド Ｐｌｌ回路
US6735181B1 (en) * 2000-06-26 2004-05-11 Atmel Corporation Wireless transceiver with subtractive filter compensating both transmit and receive artifacts
US6459253B1 (en) * 2000-09-05 2002-10-01 Telefonaktiebolaget Lm Ericsson (Publ) Bandwidth calibration for frequency locked loop
US6552618B2 (en) * 2000-12-13 2003-04-22 Agere Systems Inc. VCO gain self-calibration for low voltage phase lock-loop applications
JP2002204162A (ja) * 2000-12-28 2002-07-19 Kenwood Corp 周波数シンセサイザ、移動通信装置及び発振信号生成方法

Similar Documents

Publication Publication Date Title
BE2022C521I2 (ja)
BE2015C007I2 (ja)
BE2014C055I2 (ja)
BE2014C027I2 (ja)
BE2014C003I2 (ja)
BE2013C075I2 (ja)
BE2013C069I2 (ja)
BE2013C067I2 (ja)
BE2013C038I2 (ja)
BE2013C036I2 (ja)
BE2011C030I2 (ja)
JP2003289327A5 (ja)
IN2006DE01668A (ja)
JP2004227972A5 (ja)
JP2003303088A5 (ja)
JP2003233728A5 (ja)
IN2006CH00632A (ja)
JP2004023784A5 (ja)
IN2006KO00384A (ja)
BE2015C005I2 (ja)
BE2012C053I2 (ja)
JP2004111360A5 (ja)
IN2006CH00198A (ja)
JP2003339733A5 (ja)
JP2006500857A5 (ja)