JP2006237471A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006237471A5 JP2006237471A5 JP2005052988A JP2005052988A JP2006237471A5 JP 2006237471 A5 JP2006237471 A5 JP 2006237471A5 JP 2005052988 A JP2005052988 A JP 2005052988A JP 2005052988 A JP2005052988 A JP 2005052988A JP 2006237471 A5 JP2006237471 A5 JP 2006237471A5
- Authority
- JP
- Japan
- Prior art keywords
- region
- integrated circuit
- cutting
- semiconductor
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 16
- 239000000758 substrate Substances 0.000 claims 7
- 239000011347 resin Substances 0.000 claims 5
- 229920005989 resin Polymers 0.000 claims 5
- 238000007789 sealing Methods 0.000 claims 5
- 230000015572 biosynthetic process Effects 0.000 claims 2
- 238000004519 manufacturing process Methods 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 claims 1
- 238000000926 separation method Methods 0.000 claims 1
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005052988A JP4696595B2 (ja) | 2005-02-28 | 2005-02-28 | 半導体ウェーハ及び半導体素子並びに半導体素子の製造方法 |
KR1020050106741A KR100856977B1 (ko) | 2004-11-11 | 2005-11-09 | 반도체 장치, 반도체 웨이퍼, 칩 사이즈 패키지, 및 그제조 및 검사 방법 |
US11/270,334 US7518217B2 (en) | 2004-11-11 | 2005-11-09 | Semiconductor device, semiconductor wafer, chip size package, and methods of manufacturing and inspection therefor |
TW094139281A TWI287838B (en) | 2004-11-11 | 2005-11-09 | Semiconductor device, semiconductor wafer, chip size package, and methods of manufacturing and inspection therefor |
CN2008101300281A CN101345220B (zh) | 2004-11-11 | 2005-11-09 | 半导体器件,半导体晶片,芯片尺寸封装及制作和检测方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005052988A JP4696595B2 (ja) | 2005-02-28 | 2005-02-28 | 半導体ウェーハ及び半導体素子並びに半導体素子の製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006237471A JP2006237471A (ja) | 2006-09-07 |
JP2006237471A5 true JP2006237471A5 (enrdf_load_stackoverflow) | 2008-04-17 |
JP4696595B2 JP4696595B2 (ja) | 2011-06-08 |
Family
ID=37044754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005052988A Expired - Fee Related JP4696595B2 (ja) | 2004-11-11 | 2005-02-28 | 半導体ウェーハ及び半導体素子並びに半導体素子の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4696595B2 (enrdf_load_stackoverflow) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5555065B2 (ja) * | 2010-06-11 | 2014-07-23 | ローム株式会社 | 半導体装置およびその製造方法 |
JP5770446B2 (ja) * | 2010-09-30 | 2015-08-26 | 株式会社ディスコ | 分割方法 |
JP5549532B2 (ja) * | 2010-10-21 | 2014-07-16 | 富士電機株式会社 | 半導体装置の製造方法 |
JPWO2013054917A1 (ja) * | 2011-10-13 | 2015-03-30 | 株式会社タムラ製作所 | 半導体素子及びその製造方法 |
JP6212339B2 (ja) * | 2013-09-20 | 2017-10-11 | 日本シイエムケイ株式会社 | リジッドフレックス多層プリント配線板の製造方法 |
JP2014143435A (ja) * | 2014-04-01 | 2014-08-07 | Fuji Electric Co Ltd | 半導体装置 |
TWI657510B (zh) * | 2014-10-02 | 2019-04-21 | 日商住友電木股份有限公司 | 半導體裝置之製造方法及半導體裝置 |
JP6843570B2 (ja) | 2016-09-28 | 2021-03-17 | キヤノン株式会社 | 半導体装置の製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0288203A (ja) * | 1988-09-26 | 1990-03-28 | Nec Corp | 半導体素子の製造方法 |
JP3425378B2 (ja) * | 1998-10-21 | 2003-07-14 | 沖電気工業株式会社 | 半導体装置の製造方法 |
JP2001284293A (ja) * | 2000-03-31 | 2001-10-12 | Toyoda Gosei Co Ltd | 半導体ウエハーのチップ分割方法 |
JP2002075918A (ja) * | 2000-08-29 | 2002-03-15 | Matsushita Electric Ind Co Ltd | セラミック基板の製造方法および半導体装置の製造方法 |
JP2003124151A (ja) * | 2001-10-17 | 2003-04-25 | Disco Abrasive Syst Ltd | サファイア基板のダイシング方法 |
JP2005276855A (ja) * | 2004-03-22 | 2005-10-06 | New Japan Radio Co Ltd | 半導体装置の製造方法 |
-
2005
- 2005-02-28 JP JP2005052988A patent/JP4696595B2/ja not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI658573B (zh) | 三維記憶體的開口布局 | |
JP2003229575A5 (enrdf_load_stackoverflow) | ||
WO2006079964A3 (en) | Method of fabricating a dual-gate fet | |
US20080179710A1 (en) | Semiconductor wafer with improved crack protection | |
WO2008007331A3 (en) | Semiconductor devices and methods of manufacture thereof | |
TW200605206A (en) | Semiconductor wafer and manufacturing process for semiconductor device | |
JP2004235357A (ja) | 半導体装置及びそのダミーパターンの配置方法 | |
TW200507264A (en) | Transistor with independent gate structures | |
US9922816B2 (en) | Source and drain process for FinFET | |
JP2004343118A5 (enrdf_load_stackoverflow) | ||
JP2007531268A5 (enrdf_load_stackoverflow) | ||
WO2005117085A3 (en) | Gap-type conductive interconnect structures in semiconductor device | |
WO2008008630A3 (en) | Highly dense monolithic three dimensional memory array and method for forming | |
US9070694B2 (en) | Manufacturing of electronic devices in a wafer of semiconductor material having trenches with different directions | |
WO2008112086A3 (en) | Electroplating process | |
JP2020537341A5 (enrdf_load_stackoverflow) | ||
JP2006237471A5 (enrdf_load_stackoverflow) | ||
US20180226265A1 (en) | Critical Dimension Control for Double Patterning Process | |
WO2006060520A3 (en) | Membrane-limited selective electroplating of a conductive surface | |
JP2007142382A5 (enrdf_load_stackoverflow) | ||
JP2006510225A5 (enrdf_load_stackoverflow) | ||
TW200701371A (en) | Semiconductor device having a recessed gate and asymmetric dopant regions and method of manufacturing the same | |
WO2004038809A3 (en) | Formation of contacts on semiconductor substrates | |
JP2006303471A5 (enrdf_load_stackoverflow) | ||
WO2009013849A1 (ja) | 半導体装置及びその製造方法 |