JP2005527098A5 - - Google Patents

Download PDF

Info

Publication number
JP2005527098A5
JP2005527098A5 JP2003517937A JP2003517937A JP2005527098A5 JP 2005527098 A5 JP2005527098 A5 JP 2005527098A5 JP 2003517937 A JP2003517937 A JP 2003517937A JP 2003517937 A JP2003517937 A JP 2003517937A JP 2005527098 A5 JP2005527098 A5 JP 2005527098A5
Authority
JP
Japan
Prior art keywords
conductive contact
titanium
opening
contact
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003517937A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005527098A (ja
JP4168397B2 (ja
Filing date
Publication date
Priority claimed from US09/918,919 external-priority patent/US6696368B2/en
Application filed filed Critical
Publication of JP2005527098A publication Critical patent/JP2005527098A/ja
Publication of JP2005527098A5 publication Critical patent/JP2005527098A5/ja
Application granted granted Critical
Publication of JP4168397B2 publication Critical patent/JP4168397B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2003517937A 2001-07-31 2002-07-30 高アスペクト比の半導体デバイス用のボロンドープ窒化チタン層 Expired - Lifetime JP4168397B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/918,919 US6696368B2 (en) 2001-07-31 2001-07-31 Titanium boronitride layer for high aspect ratio semiconductor devices
PCT/US2002/024088 WO2003012860A2 (en) 2001-07-31 2002-07-30 Boron-doped titanium nitride layer for high aspect ratio semiconductor devices

Publications (3)

Publication Number Publication Date
JP2005527098A JP2005527098A (ja) 2005-09-08
JP2005527098A5 true JP2005527098A5 (enExample) 2006-01-05
JP4168397B2 JP4168397B2 (ja) 2008-10-22

Family

ID=25441171

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003517937A Expired - Lifetime JP4168397B2 (ja) 2001-07-31 2002-07-30 高アスペクト比の半導体デバイス用のボロンドープ窒化チタン層

Country Status (7)

Country Link
US (2) US6696368B2 (enExample)
EP (1) EP1412976B1 (enExample)
JP (1) JP4168397B2 (enExample)
KR (1) KR100715389B1 (enExample)
CN (1) CN100352035C (enExample)
AT (1) ATE532212T1 (enExample)
WO (1) WO2003012860A2 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030036242A1 (en) * 2001-08-16 2003-02-20 Haining Yang Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US6746952B2 (en) 2001-08-29 2004-06-08 Micron Technology, Inc. Diffusion barrier layer for semiconductor wafer fabrication
US7067416B2 (en) * 2001-08-29 2006-06-27 Micron Technology, Inc. Method of forming a conductive contact
US7164165B2 (en) * 2002-05-16 2007-01-16 Micron Technology, Inc. MIS capacitor
US7150789B2 (en) * 2002-07-29 2006-12-19 Micron Technology, Inc. Atomic layer deposition methods
US6753271B2 (en) * 2002-08-15 2004-06-22 Micron Technology, Inc. Atomic layer deposition methods
US6890596B2 (en) * 2002-08-15 2005-05-10 Micron Technology, Inc. Deposition methods
US6673701B1 (en) * 2002-08-27 2004-01-06 Micron Technology, Inc. Atomic layer deposition methods
KR100487563B1 (ko) * 2003-04-30 2005-05-03 삼성전자주식회사 반도체 소자 및 그 형성 방법
US7233073B2 (en) * 2003-07-31 2007-06-19 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US7358172B2 (en) * 2006-02-21 2008-04-15 International Business Machines Corporation Poly filled substrate contact on SOI structure
CN103022163A (zh) * 2011-09-22 2013-04-03 比亚迪股份有限公司 一种晶硅太阳能电池及其制备方法
EP3032575B1 (en) * 2014-12-08 2020-10-21 IMEC vzw Method for forming an electrical contact.
US10854505B2 (en) 2016-03-24 2020-12-01 Taiwan Semiconductor Manufacturing Company, Ltd. Removing polymer through treatment
US10361213B2 (en) * 2016-06-28 2019-07-23 Sandisk Technologies Llc Three dimensional memory device containing multilayer wordline barrier films and method of making thereof
US10355139B2 (en) 2016-06-28 2019-07-16 Sandisk Technologies Llc Three-dimensional memory device with amorphous barrier layer and method of making thereof
US20180331118A1 (en) 2017-05-12 2018-11-15 Sandisk Technologies Llc Multi-layer barrier for cmos under array type memory device and method of making thereof

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05267220A (ja) 1992-03-19 1993-10-15 Sony Corp 半導体装置の密着層及びメタルプラグ形成方法
US5747116A (en) 1994-11-08 1998-05-05 Micron Technology, Inc. Method of forming an electrical contact to a silicon substrate
US5946594A (en) 1996-01-02 1999-08-31 Micron Technology, Inc. Chemical vapor deposition of titanium from titanium tetrachloride and hydrocarbon reactants
FR2744461B1 (fr) * 1996-02-01 1998-05-22 Tecmachine Nitrure de titane dope par du bore, revetement de substrat a base de ce nouveau compose, possedant une durete elevee et permettant une tres bonne resistance a l'usure, et pieces comportant un tel revetement
US5908947A (en) 1996-02-09 1999-06-01 Micron Technology, Inc. Difunctional amino precursors for the deposition of films comprising metals
US5990021A (en) 1997-12-19 1999-11-23 Micron Technology, Inc. Integrated circuit having self-aligned CVD-tungsten/titanium contact plugs strapped with metal interconnect and method of manufacture
US5700716A (en) 1996-02-23 1997-12-23 Micron Technology, Inc. Method for forming low contact resistance contacts, vias, and plugs with diffusion barriers
JPH09306870A (ja) 1996-05-15 1997-11-28 Nec Corp バリア膜の形成方法
US5977636A (en) 1997-01-17 1999-11-02 Micron Technology, Inc. Method of forming an electrically conductive contact plug, method of forming a reactive or diffusion barrier layer over a substrate, integrated circuitry, and method of forming a layer of titanium boride
US5976976A (en) 1997-08-21 1999-11-02 Micron Technology, Inc. Method of forming titanium silicide and titanium by chemical vapor deposition
US5856237A (en) * 1997-10-20 1999-01-05 Industrial Technology Research Institute Insitu formation of TiSi2/TiN bi-layer structures using self-aligned nitridation treatment on underlying CVD-TiSi2 layer
US6037252A (en) 1997-11-05 2000-03-14 Tokyo Electron Limited Method of titanium nitride contact plug formation
US6156638A (en) 1998-04-10 2000-12-05 Micron Technology, Inc. Integrated circuitry and method of restricting diffusion from one material to another
KR100331261B1 (ko) * 1998-12-30 2002-08-22 주식회사 하이닉스반도체 반도체장치의 제조 방법
US6086442A (en) 1999-03-01 2000-07-11 Micron Technology, Inc. Method of forming field emission devices
US6329670B1 (en) 1999-04-06 2001-12-11 Micron Technology, Inc. Conductive material for integrated circuit fabrication
US6200649B1 (en) * 1999-07-21 2001-03-13 Southwest Research Institute Method of making titanium boronitride coatings using ion beam assisted deposition
US6635939B2 (en) 1999-08-24 2003-10-21 Micron Technology, Inc. Boron incorporated diffusion barrier material
DE10019164A1 (de) 2000-04-12 2001-10-18 Mannesmann Ag SIM-Lock auf bestimmte IMSI-Bereiche einer SIM-Karte für Prepaid- und Postpaid-Karten
US7067416B2 (en) * 2001-08-29 2006-06-27 Micron Technology, Inc. Method of forming a conductive contact
US6746952B2 (en) * 2001-08-29 2004-06-08 Micron Technology, Inc. Diffusion barrier layer for semiconductor wafer fabrication

Similar Documents

Publication Publication Date Title
JP2005527098A5 (enExample)
US6858904B2 (en) High aspect ratio contact structure with reduced silicon consumption
JP4168397B2 (ja) 高アスペクト比の半導体デバイス用のボロンドープ窒化チタン層
US7524751B2 (en) Method for forming contact hole in semiconductor device
JP2003142425A (ja) 成膜方法
JPH1079491A5 (enExample)
GB2349505B (en) Method of fabricating a semiconductor device
US5977636A (en) Method of forming an electrically conductive contact plug, method of forming a reactive or diffusion barrier layer over a substrate, integrated circuitry, and method of forming a layer of titanium boride
US8008774B2 (en) Multi-layer metal wiring of semiconductor device preventing mutual metal diffusion between metal wirings and method for forming the same
KR950030308A (ko) 반도체 장치 제조방법
JP2007141904A (ja) キャパシタおよびその製造方法
JP2000150517A5 (enExample)
KR19990000816A (ko) 앵커드 텅스텐 플러그를 구비한 반도체장치의 금속배선구조 및 그 제조방법
KR100769144B1 (ko) 에스아이피 구조의 반도체 장치 및 그 제조방법
US20220310447A1 (en) Semiconductor memory device and manufacturing method thereof
US20060202283A1 (en) Metal silicide adhesion layer for contact structures
JP2004022642A5 (enExample)
US20050101120A1 (en) Method of forming local interconnect barrier layers
JP2003303881A5 (enExample)
TW473930B (en) Method for producing semiconductor metal interconnect
JP2000077417A (ja) 半導体素子の配線形成方法
KR20020002086A (ko) 반도체 소자의 금속배선 형성방법
JP3246035B2 (ja) 金属膜の形成方法
KR100268805B1 (ko) 반도체소자의콘택형성방법
JPH11265938A5 (enExample)