JP2005174437A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005174437A5 JP2005174437A5 JP2003411495A JP2003411495A JP2005174437A5 JP 2005174437 A5 JP2005174437 A5 JP 2005174437A5 JP 2003411495 A JP2003411495 A JP 2003411495A JP 2003411495 A JP2003411495 A JP 2003411495A JP 2005174437 A5 JP2005174437 A5 JP 2005174437A5
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- address
- refresh address
- writing
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001629 suppression Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 14
- 230000002401 inhibitory effect Effects 0.000 claims description 6
- 230000006870 function Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 15
- 238000001514 detection method Methods 0.000 description 13
- 230000005764 inhibitory process Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003411495A JP4561089B2 (ja) | 2003-12-10 | 2003-12-10 | 記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003411495A JP4561089B2 (ja) | 2003-12-10 | 2003-12-10 | 記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005174437A JP2005174437A (ja) | 2005-06-30 |
| JP2005174437A5 true JP2005174437A5 (enExample) | 2007-01-11 |
| JP4561089B2 JP4561089B2 (ja) | 2010-10-13 |
Family
ID=34732211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003411495A Expired - Fee Related JP4561089B2 (ja) | 2003-12-10 | 2003-12-10 | 記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4561089B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007035151A (ja) * | 2005-07-26 | 2007-02-08 | Elpida Memory Inc | 半導体メモリ装置およびメモリシステムのリフレッシュ制御方法 |
| JP2009043337A (ja) * | 2007-08-08 | 2009-02-26 | Hitachi Ltd | 情報記録再生装置及びメモリ制御方法 |
| KR20130129786A (ko) * | 2012-05-21 | 2013-11-29 | 에스케이하이닉스 주식회사 | 리프래쉬 방법과 이를 이용한 반도체 메모리 장치 |
| KR20240059151A (ko) | 2022-10-27 | 2024-05-07 | 삼성전자주식회사 | 메모리 장치, 그것을 포함하는 메모리 시스템 및 그것의 동작 방법 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3061810B2 (ja) * | 1989-01-12 | 2000-07-10 | 日本電気株式会社 | ダイナミツクramリフレツシユ制御方式 |
| JPH03283086A (ja) * | 1990-03-29 | 1991-12-13 | Nec Corp | ダイナミック型半導体記憶装置 |
| JPH0757460A (ja) * | 1993-08-12 | 1995-03-03 | Sony Corp | リフレッシュ制御回路 |
-
2003
- 2003-12-10 JP JP2003411495A patent/JP4561089B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5063041B2 (ja) | 向上されたリフレッシュメカニズムを有するダイナミック半導体メモリ | |
| US7193919B2 (en) | Selective bank refresh | |
| JP4460242B2 (ja) | リフレッシュフラグを発生させる半導体メモリ装置及び半導体メモリシステム | |
| KR100885011B1 (ko) | 반도체 기억 장치 및 메모리 시스템 | |
| JP2008165847A (ja) | 半導体メモリ装置、半導体装置、メモリシステム及びリフレッシュ制御方法 | |
| US7263020B2 (en) | Memory device capable of refreshing data using buffer and refresh method thereof | |
| JP2000021162A (ja) | 揮発性メモリおよびエンベッデッド・ダイナミック・ランダム・アクセス・メモリ | |
| JP2008084426A (ja) | 半導体メモリおよびシステム | |
| KR100634440B1 (ko) | 오토-리프레쉬 명령에 선별적으로 동작하는 디램, 그것의오토-리프레쉬 동작을 제어하는 메모리, 디램 및 메모리를포함한 메모리 시스템, 그리고 그것의 동작 방법들 | |
| JP4561089B2 (ja) | 記憶装置 | |
| JPH10134569A (ja) | 同期型ダイナミック・ランダム・アクセス・メモリ | |
| JP2005174437A5 (enExample) | ||
| US6862654B1 (en) | Method and system for using dynamic random access memory as cache memory | |
| JP2000235789A (ja) | メモリ制御装置 | |
| US7263021B2 (en) | Refresh circuit for use in semiconductor memory device and operation method thereof | |
| US20050180241A1 (en) | Pseudo static random access memory and data refresh method thereof | |
| KR100756778B1 (ko) | Psram의 로우 액티브 제어회로 | |
| JP5330365B2 (ja) | 集積装置、および、制御方法 | |
| JP2006120251A (ja) | 半導体メモリのリフレッシュ制御方法及び半導体メモリ装置 | |
| JP4704691B2 (ja) | 半導体記憶装置 | |
| JP4753637B2 (ja) | メモリ | |
| JP2009176343A (ja) | 半導体記憶装置 | |
| JP3087691B2 (ja) | 半導体記憶装置 | |
| KR19990070522A (ko) | 디램 및 이를 포함하는 시스템 | |
| KR20240104462A (ko) | 반도체 메모리 장치 및 이의 로우 해머 방지 방법 |