JP2005159185A - Electronic device - Google Patents

Electronic device Download PDF

Info

Publication number
JP2005159185A
JP2005159185A JP2003398248A JP2003398248A JP2005159185A JP 2005159185 A JP2005159185 A JP 2005159185A JP 2003398248 A JP2003398248 A JP 2003398248A JP 2003398248 A JP2003398248 A JP 2003398248A JP 2005159185 A JP2005159185 A JP 2005159185A
Authority
JP
Japan
Prior art keywords
circuit board
notch
resin material
electronic device
corners
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003398248A
Other languages
Japanese (ja)
Other versions
JP4369732B2 (en
Inventor
Yoichi Makino
洋一 牧野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003398248A priority Critical patent/JP4369732B2/en
Publication of JP2005159185A publication Critical patent/JP2005159185A/en
Application granted granted Critical
Publication of JP4369732B2 publication Critical patent/JP4369732B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a highly reliable electronic device by decreasing exfoliation between a circuit board and a resin material, and occurrence of chipping of the circuit board. <P>SOLUTION: The electronic device 10 comprises an electronic component element 2 mounted on an upper surface of a rectangular circuit board 1, and a resin material 3 covering the device. A notch 1a with its lower end disengaged from the lower surface of the board 1 and with its upper end opened to the upper surface of the board 1 is formed at four corners of the board 1. A part of the resin material 3 is filled in a region in which the notch 1a is formed, and the filled resin material 3 is adhered to the side of the board 1 which faces to the notch 1a. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、各種機器に用いられる複合電子部品等の電子装置に関するものである。   The present invention relates to an electronic device such as a composite electronic component used in various devices.

従来より、各種機器に用いられる複合電子部品等として、電子装置が幅広く用いられており、係る電子装置は、矩形状をなす回路基板の上面に電子部品素子を搭載し、これを樹脂材で被覆した構造のものが知られている(例えば、特許文献1参照。)。   Conventionally, electronic devices have been widely used as composite electronic components used in various devices. Such electronic devices have electronic component elements mounted on the upper surface of a rectangular circuit board and covered with a resin material. The thing of the structure which was made is known (for example, refer patent document 1).

このような電子装置は、複数個取り用母基板から分割処理することにより得られる。具体的には、例えば、基板領域と捨て代領域とに区画される複数個取り用母基板の各基板領域に電子部品素子を搭載するとともに、複数個取り用母基板の全基板領域に液状樹脂を塗布したのちに加熱・重合させて成る封止樹脂によって電子部品素子を被覆させ、最後に、複数個取り用母基板を、封止樹脂とともに基板領域の外周に沿って切断することにより、電子装置が製作される。   Such an electronic device can be obtained by dividing a plurality of mother substrates. Specifically, for example, an electronic component element is mounted on each substrate region of a plurality of mother boards to be divided into a substrate region and a disposal margin region, and a liquid resin is applied to all substrate regions of the plurality of mother substrates. After coating, the electronic component element is covered with a sealing resin that is heated and polymerized, and finally, a plurality of mother substrates are cut along the outer periphery of the substrate region together with the sealing resin, thereby providing an electronic The device is manufactured.

尚、上述した複数個取り用母基板は、複数個の矩形状の基板領域がマトリクス状に配置されており、更に、これら基板領域を囲繞するようにして枠状の捨て代領域が配置された構成となっている。
特開2000−252308号公報
In the above-described multiple-taken mother board, a plurality of rectangular substrate regions are arranged in a matrix, and a frame-shaped discard margin region is arranged so as to surround these substrate regions. It has a configuration.
JP 2000-252308 A

しかしながら従来の電子装置は、外部からの衝撃が加わった場合に、特に四隅を起点にして回路基板と樹脂材との剥離が発生することがあり、この剥離した箇所から回路基板と樹脂材との界面に水等が滲入しやすくなり、界面に水等が滲入すると回路基板の上面に搭載されている電子部品素子の特性が変動し、電子装置の信頼性が劣化してしまう。   However, when an external impact is applied to the conventional electronic device, peeling between the circuit board and the resin material may occur particularly starting from the four corners. Water or the like easily penetrates into the interface, and when water or the like penetrates into the interface, the characteristics of the electronic component element mounted on the upper surface of the circuit board fluctuate, and the reliability of the electronic device deteriorates.

また、複数個取り用母基板を複数個の矩形状の基板領域に切断した後に行う特性検査等の工程や、電子装置をマザーボード等に搭載する工程における搬送時に、矩形状をなす回路基板の四隅が、搬送治具に衝突することによって欠けが発生することがあり、このように回路基板の一部が欠けた場合についても、電子装置の信頼性が劣化することとなる。   In addition, the four corners of the rectangular circuit board are formed during transport in a process such as a characteristic inspection performed after cutting a plurality of mother boards to be cut into a plurality of rectangular substrate areas or a process of mounting an electronic device on a mother board or the like. However, chipping may occur due to collision with the transport jig, and even when a part of the circuit board is chipped in this way, the reliability of the electronic device is deteriorated.

本発明は、上述した問題点に鑑み案出されたものであり、その目的は、回路基板と樹脂材との剥離や、回路基板の欠けの発生を低減して、高信頼性の電子装置を提供することにある。   The present invention has been devised in view of the above-described problems, and an object of the present invention is to reduce the occurrence of peeling between the circuit board and the resin material and chipping of the circuit board, thereby providing a highly reliable electronic device. It is to provide.

本発明の電子装置は、矩形状をなす回路基板の上面に電子部品素子を搭載し、これを樹脂材で被覆してなる電子装置において、前記回路基板の四隅に、下端が回路基板の下面より離間し、且つ上端が回路基板の上面に開口した切り欠きを形成するとともに、該切り欠きの形成領域内に前記樹脂材の一部を充填し、該充填した樹脂材を前記切り欠きに臨む回路基板の側面に被着させたことを特徴とするものである。   The electronic device of the present invention is an electronic device in which an electronic component element is mounted on an upper surface of a rectangular circuit board, and this is covered with a resin material, and the lower ends are formed at the four corners of the circuit board from the lower surface of the circuit board. A circuit that forms a notch that is spaced apart and has an upper end opened in the upper surface of the circuit board, and that fills a portion of the resin material in the notch formation region, and that faces the notched resin material It is characterized by being attached to the side surface of the substrate.

また本発明の電子装置は、前記切り欠きの形成領域内に充填されている樹脂材の表面が前記回路基板の下面角部の輪郭と合致させてあることを特徴とするものである。   The electronic device according to the present invention is characterized in that the surface of the resin material filled in the notch formation region is matched with the contour of the bottom corner of the circuit board.

更に本発明の電子装置は、前記回路基板が複数個の絶縁層を積層することによって形成されており、前記切り欠きに臨む前記回路基板の側面を前記絶縁層毎にずらして凹凸状に成したことを特徴とするものである。   Furthermore, in the electronic device according to the present invention, the circuit board is formed by laminating a plurality of insulating layers, and the side surface of the circuit board facing the notch is shifted for each insulating layer to be uneven. It is characterized by this.

また更に本発明の電子装置は、前記絶縁層のずれ量が前記切り欠きの底面における回路基板の角部から前記切り欠きに臨む前記回路基板の側面までの距離に対して10%〜100%に設定されていることを特徴とするものである。   Furthermore, in the electronic device of the present invention, the amount of displacement of the insulating layer is 10% to 100% with respect to the distance from the corner of the circuit board on the bottom surface of the notch to the side surface of the circuit board facing the notch. It is characterized by being set.

更にまた本発明の電子装置は、前記切り欠きに臨む前記回路基板の側面がジグザグ状を成していることを特徴とするものである。   Furthermore, the electronic device according to the present invention is characterized in that a side surface of the circuit board facing the notch has a zigzag shape.

本発明の電子装置によれば、前記回路基板の四隅に、上端が回路基板の上面に開口した切り欠きを形成するとともに、該切り欠きの形成領域内に前記樹脂材の一部を充填し、該充填した樹脂材を前記切り欠きに臨む回路基板の側面に被着させたことによって、前記切り欠きにのぞむ回路基板の壁面と樹脂材との接合が、回路基板の四隅における回路基板と樹脂材との接合力を強化することとなり、回路基板と樹脂材との剥離が発生しにくくなるので、回路基板と樹脂材との界面に水等が滲入して回路基板の上面に搭載されている電子部品素子の特性を変動させて電子装置の信頼性が劣化することが低減される。これに加えて、搬送時に、矩形状をなす回路基板の四隅が、搬送治具に衝突した場合においても、四隅には樹脂材の一部を配置しているので欠けが発生しにくくなっており、これによっても電子装置の信頼性が劣化することが低減される。   According to the electronic device of the present invention, at the four corners of the circuit board, a notch whose upper end is opened on the upper surface of the circuit board is formed, and a part of the resin material is filled in a formation region of the notch, By adhering the filled resin material to the side surface of the circuit board facing the notch, the circuit board and the resin material at the four corners of the circuit board are joined to the wall surface of the circuit board looking into the notch. Since the adhesion between the circuit board and the resin material is less likely to occur, water or the like permeates the interface between the circuit board and the resin material and is mounted on the upper surface of the circuit board. It is possible to reduce the deterioration of the reliability of the electronic device by changing the characteristics of the component elements. In addition to this, even when the four corners of the rectangular circuit board collide with the transport jig during transport, chipping is less likely to occur because part of the resin material is placed in the four corners. This also reduces the deterioration of the reliability of the electronic device.

一方、前記切り欠きは下端が回路基板の下面より離間しているので、回路基板の裏面には、導体パターンを形成する有効領域が充分に確保されることとなる。   On the other hand, since the lower end of the notch is separated from the lower surface of the circuit board, a sufficient effective area for forming a conductor pattern is secured on the back surface of the circuit board.

また本発明の電子装置によれば、前記切り欠きの形成領域内に充填されている樹脂材の表面を、前記回路基板の下面角部の輪郭と合致させたことによって、矩形状の回路基板の各辺に対して樹脂材がはみ出さないので、搬送時に電子装置が搬送治具に引っかかるという不具合が発生しにくいものとなっている。   According to the electronic device of the present invention, the surface of the resin material filled in the notch formation region is matched with the contour of the lower surface corner of the circuit board. Since the resin material does not protrude from each side, it is difficult for the electronic device to be caught by the transport jig during transport.

更に本発明の電子装置によれば、前記回路基板が複数個の絶縁層を積層することによって形成されており、前記切り欠きに臨む前記回路基板の側面は、前記絶縁層毎にずらして凹凸状に成したことによって、前記切り欠きにのぞむ回路基板の壁面と樹脂材との接合力がより強化されることとなり、回路基板と樹脂材との剥離の発生がより低減される。   Further, according to the electronic device of the present invention, the circuit board is formed by laminating a plurality of insulating layers, and the side surface of the circuit board facing the notch is shifted unevenly for each insulating layer. As a result, the bonding force between the wall surface of the circuit board and the resin material that is notched in the notch is further strengthened, and the occurrence of peeling between the circuit board and the resin material is further reduced.

また更に本発明の電子装置によれば、前記絶縁層のずれ量が前記切り欠きの底面における回路基板の角部から前記切り欠きに臨む前記回路基板の側面までの距離に対して10%〜100%に設定されていることによって、前記切り欠きにのぞむ回路基板の壁面と樹脂材との接合力がより強化されることとなり、回路基板と樹脂材との剥離の発生がいっそう低減されることとなる。   Furthermore, according to the electronic device of the present invention, the amount of displacement of the insulating layer is 10% to 100% with respect to the distance from the corner of the circuit board on the bottom surface of the notch to the side surface of the circuit board facing the notch. By setting the%, the bonding force between the wall surface of the circuit board and the resin material looking into the notch is further strengthened, and the occurrence of peeling between the circuit board and the resin material is further reduced. Become.

更にまた本発明の電子装置によれば、前記切り欠きに臨む前記回路基板の側面がジグザグ状を成していることによって、前記切り欠きにのぞむ回路基板の壁面と樹脂材との接合力がより強化されることとなり、回路基板と樹脂材との剥離の発生がよりいっそう低減されることとなる。   Furthermore, according to the electronic device of the present invention, since the side surface of the circuit board facing the notch is formed in a zigzag shape, the bonding force between the wall surface of the circuit board looking into the notch and the resin material is further increased. As a result, the occurrence of peeling between the circuit board and the resin material is further reduced.

以下、本発明を添付図面に基づいて詳細に説明する。   Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

図1は本発明の一実施形態に係る電子装置の外観斜視図、図2はその断面図、図3は本発明の一実施形態に係る電子装置に用いる回路基板の外観斜視図である。同図に示す電子装置10は、矩形状をなす回路基板1の上面に電子部品素子2を搭載し、これを樹脂材3で被覆してなる構造を有している。   1 is an external perspective view of an electronic device according to an embodiment of the present invention, FIG. 2 is a sectional view thereof, and FIG. 3 is an external perspective view of a circuit board used in the electronic device according to an embodiment of the present invention. An electronic device 10 shown in FIG. 1 has a structure in which an electronic component element 2 is mounted on a top surface of a rectangular circuit board 1 and is covered with a resin material 3.

回路基板1は、複数個の絶縁層1h〜1kが積層した構成となっており、絶縁層の厚みが、例えば20μm〜300μmに設定され、その材質としては、例えば800℃〜1200℃の比較的低い温度で焼成が可能なガラス−セラミック材料等が好適に用いられる。   The circuit board 1 has a configuration in which a plurality of insulating layers 1h to 1k are stacked, and the thickness of the insulating layer is set to 20 μm to 300 μm, for example, and the material thereof is relatively, for example, 800 ° C. to 1200 ° C. A glass-ceramic material that can be fired at a low temperature is preferably used.

ガラス−セラミック材料を構成するセラミック材料の具体的な材質としては、クリストバライト、石英、コランダム(αアルミナ)、ムライト、コージェライトなどの絶縁セラミック材料、BaTiO3 、Pb4Fe2Nb212、TiO2などの誘電体セラミック材料、Ni−Znフェライト、Mn−Znフェライト(広義の意味でセラミックという)などの磁性体セラミック材料などが用いられる。なお、その平均粒径1.0〜6.0μm、好ましくは1.5〜4.0μmに粉砕したものを用いる。また、セラミック材料は2種以上混合して用いられてもよい。特に、コランダムを用いた場合、コスト的に有利となる。 Specific examples of the ceramic material constituting the glass-ceramic material include cristobalite, quartz, corundum (α-alumina), mullite, cordierite, and other insulating ceramic materials, BaTiO 3 , Pb 4 Fe 2 Nb 2 O 12 , TiO 2 or the like, or a magnetic ceramic material such as Ni-Zn ferrite or Mn-Zn ferrite (referred to as ceramic in a broad sense) is used. In addition, the average particle diameter of 1.0 to 6.0 μm, preferably 1.5 to 4.0 μm is used. Further, two or more ceramic materials may be mixed and used. In particular, use of corundum is advantageous in terms of cost.

また、ガラス材料の材質としては、焼成処理することによってコージェライト、ムライト、アノーサイト、セルジアン、スピネル、ガーナイト、ウイレマイト、ドロマイト、ペタライトや、その置換誘導体の結晶や、スピネル構造の結晶相を析出するものであればよく、例えば、B23、SiO2、Al23、ZnO、アルカリ土類酸化物を含むガラスフリット等が好適に用いられる。この様なガラスフリットは、ガラス化範囲が広くまた屈伏点が600〜800℃付近となっている。 In addition, as a material of the glass material, crystals of cordierite, mullite, anorthite, serzian, spinel, garnite, willemite, dolomite, petalite, substituted derivatives thereof, and crystal phases of spinel structure are precipitated by firing. For example, B 2 O 3 , SiO 2 , Al 2 O 3 , ZnO, glass frit containing an alkaline earth oxide, or the like is preferably used. Such a glass frit has a wide vitrification range and a yield point in the vicinity of 600 to 800 ° C.

尚、回路基板1は、図には示していないが、内部及び主面に回路パターンや部品搭載用パッドとなる導体パターンを有する。導体パターンは、その材質としては、絶縁層1h〜1kを形成する誘電体材料との相性を考慮して選定され、例えばAg、Ag−Pd、Ag−Pt等のAg合金を主成分とする導電材料やCu系、W系、Mo系、Pd系導電材料等によって形成され、その厚みは例えば5〜25μmに設定される。   Although not shown in the figure, the circuit board 1 has a conductor pattern serving as a circuit pattern and a component mounting pad inside and on the main surface. The conductive pattern is selected in consideration of the compatibility with the dielectric material forming the insulating layers 1h to 1k, and the conductive pattern is, for example, a conductive material mainly composed of an Ag alloy such as Ag, Ag-Pd, or Ag-Pt. It is formed of a material, a Cu-based material, a W-based material, a Mo-based material, a Pd-based conductive material, or the like, and the thickness thereof is set to, for example, 5 to 25 μm.

回路基板1の上面に搭載される電子部品素子2は、インダクタンス、コンデンサ、抵抗等の受動部品素子、水晶振動子、サーミスタ、トランジスタ、バリキャップダイオード、ICチップなどの能動素子であり、回路基板1の回路パターンとともに電気回路を構成する。   The electronic component element 2 mounted on the upper surface of the circuit board 1 is an active element such as a passive component element such as an inductance, a capacitor, or a resistor, a crystal resonator, a thermistor, a transistor, a varicap diode, or an IC chip. An electric circuit is configured together with the circuit pattern.

電子部品素子2を被覆する樹脂材3は、エポキシやフェノール等の有機材料からなり、電子部品素子2を外部からの直接的な衝撃や、異物の付着等を防ぐ役割を有する。   The resin material 3 that covers the electronic component element 2 is made of an organic material such as epoxy or phenol, and has a role of preventing the electronic component element 2 from being directly impacted from the outside or from adhering foreign substances.

上述した構成の電子装置10は、以下に示す製造方法により制作される。   The electronic device 10 having the above-described configuration is produced by the following manufacturing method.

先ず、CaO−Al23−SiO2−B23系のガラス粉末60wt%とアルミナ粉末40wt%とを混合した粉体に、例えばDOP等の可塑剤と、例えばアクリル樹脂あるいはブチラール樹脂等のバインダーと、例えばトルエン、キシレン、アルコール類等の溶剤とを加え、十分に混練して粘度2000〜40000cpsのスラリーを作製し、ドクターブレード法によって複数枚の低温焼成用のセラミックグリーンシートを形成する。 First, a powder obtained by mixing 60 wt% of CaO—Al 2 O 3 —SiO 2 —B 2 O 3 glass powder and 40 wt% of alumina powder, a plasticizer such as DOP, and an acrylic resin or a butyral resin, for example. And a solvent such as toluene, xylene, and alcohol are added and kneaded sufficiently to prepare a slurry having a viscosity of 2000 to 40000 cps, and a plurality of ceramic green sheets for low-temperature firing are formed by a doctor blade method. .

尚、本実施形態で用いるセラミックグリーンシートは、マトリクス状に配置された複数個の基板領域と、これら基板領域を囲繞する枠状の捨代領域とに区画されている。   The ceramic green sheet used in the present embodiment is partitioned into a plurality of substrate regions arranged in a matrix and a frame-shaped discarding region surrounding these substrate regions.

次に、打ち抜き型やパンチングマシーン等を用いて、最下層となるセラミックグリーンシート以外の各セラミックグリーンシートについては、各基板領域の四隅部を切り欠くようにしてセラミックグリーンシートを厚み方向に貫く貫通孔を打ち抜き形成する。またこのような貫通孔は、例えば孔径は焼成後に0.2mmφとなるように設定されている。尚、図には示さないが、各基板領域の所定位置には、ビアホールとなる別の貫通孔を同時に形成することもでき、各ビアホールにAg、Ag−Pd、Au、Cu等の導体ペーストを充填することでビアホール導体が形成される。また、各セラミックグリーンシートには必要に応じて配線用の導体パターンがスクリーン印刷される。   Next, using a punching die, punching machine, etc., for each ceramic green sheet other than the ceramic green sheet that is the lowest layer, penetrate through the ceramic green sheet in the thickness direction so that the four corners of each substrate area are notched Holes are punched and formed. Moreover, such a through hole is set so that the hole diameter becomes 0.2 mmφ after firing, for example. Although not shown in the drawing, another through-hole serving as a via hole can be simultaneously formed at a predetermined position of each substrate region, and a conductor paste such as Ag, Ag-Pd, Au, Cu or the like can be formed in each via hole. By filling, a via hole conductor is formed. Moreover, a conductor pattern for wiring is screen-printed on each ceramic green sheet as necessary.

次に、このような複数個のセラミックグリーンシートを積層することにより、積層グリーンシートが得られる。   Next, a laminated green sheet is obtained by laminating a plurality of such ceramic green sheets.

尚、本実施形態において、積層グリーンシートは、各基板領域の四隅部に貫通孔が形成されていない最下層のセラミックグリーンシート上に、各基板領域の四隅部に貫通孔が形成されているセラミックグリーンシートを積層した構成としている。   In this embodiment, the laminated green sheet is a ceramic in which through holes are formed at the four corners of each substrate region on the lowermost ceramic green sheet where the through holes are not formed at the four corners of each substrate region. The green sheets are stacked.

次に、上述の積層グリーンシートを、その積層方向に例えば80〜150℃、5〜25MPaの条件で加圧して、セラミックグリーンシート間に残留する空気を、貫通孔を介して外部へ放出するとともに、積層グリーンシートを構成する各セラミックグリーンシート同士を相互に圧着させて積層体を形成する。   Next, the above-mentioned laminated green sheet is pressurized in the lamination direction under conditions of, for example, 80 to 150 ° C. and 5 to 25 MPa, and air remaining between the ceramic green sheets is released to the outside through the through holes. Then, the ceramic green sheets constituting the laminated green sheet are pressure-bonded to each other to form a laminated body.

このように本実施形態の積層体は、積層グリーンシートをその積層方向に加圧したときに、隣接するセラミックグリーンシート間に残留する空気が、貫通孔を介して外部へ放出されているので、絶縁層1h〜1k間には隙間が生じにくくなっている。   Thus, in the laminate of this embodiment, when the laminated green sheet is pressed in the laminating direction, air remaining between adjacent ceramic green sheets is released to the outside through the through holes. It is difficult for a gap to be formed between the insulating layers 1h to 1k.

次に、得られた積層体を、焼成炉を用いて、空気中で900℃、20分の保持条件で焼成することにより、図4に示すような複数個取り用母基板41が製作される。尚、導体ペーストがNi、Cuの場合は還元または中性雰囲気で焼成する。   Next, the obtained laminated body is fired in air at 900 ° C. for 20 minutes using a firing furnace, so that a plurality of mother substrates 41 as shown in FIG. 4 are manufactured. . When the conductive paste is Ni or Cu, it is fired in a reducing or neutral atmosphere.

また、このようにして製作した複数個取り用母基板41は、基板領域の四隅部には上面に開口する凹部41aが形成された構造を有したものとなっている。   In addition, the plurality of mother substrates 41 thus obtained have a structure in which concave portions 41a that open to the upper surface are formed at the four corners of the substrate region.

次に、予め半田クリームをスクリーン印刷等により塗布しておいた基板領域上面の部品搭載用パッドに、電子部品素子2を搭載し、しかる後に複数個取り用母基板41を、リフロー炉等を通過させて加熱することによって、図5に示すような、各基板領域に電子部品素子2が搭載された複数個取り用母基板41が得られる。   Next, the electronic component element 2 is mounted on the component mounting pad on the upper surface of the substrate area to which solder cream has been applied in advance by screen printing or the like, and then the plurality of mother substrates 41 are passed through a reflow furnace or the like. By heating and heating, a plurality of mother boards 41 for taking a plurality of electronic component elements 2 mounted on each substrate region as shown in FIG. 5 is obtained.

そして、電子部品素子2が搭載された複数個取り用母基板41上面の全基板領域にわたって液状樹脂を塗布し、その一部を凹部41aに充填させ、この液状樹脂を加熱・重合させることによって、電子部品素子2を被覆する樹脂材3が形成される。   Then, by applying a liquid resin over the entire substrate area of the upper surface of the multiple substrate 41 on which the electronic component element 2 is mounted, filling a part of the liquid resin into the recess 41a, and heating and polymerizing the liquid resin, A resin material 3 covering the electronic component element 2 is formed.

そして、ダイシングブレード等を用い、複数個取り用母基板41を基板領域の外周に沿い、凹部41aの中心領域を通るようにして樹脂材3とともに切断する。このようにして、複数個取り用母基板41の基板領域と1対1に対応する矩形状をなす回路基板1が得られ、この回路基板1の上面に電子部品素子2を搭載し、これを樹脂材3で被覆してなる電子装置10が複数個製作されることとなる。   Then, using a dicing blade or the like, the plurality of mother substrates 41 are cut along with the resin material 3 along the outer periphery of the substrate region so as to pass through the central region of the recess 41a. In this way, a circuit board 1 having a rectangular shape corresponding to the board area of the plurality of mother boards 41 is obtained, and the electronic component element 2 is mounted on the upper surface of the circuit board 1. A plurality of electronic devices 10 covered with the resin material 3 are manufactured.

尚、このような電子装置10であれば、上述した複数個取り用母基板41を製作する工程において、最下層のセラミックグリーンシートには各基板領域の四隅部に貫通孔を形成していないことにより、セラミックグリーンシートに形成した貫通孔は積層グリーンシートの両主面に貫通せず、塗布した液状樹脂は他主面に回り込まないので、回路基板1の下面に形成した外部と接続する電極の一部が回り込んだ樹脂材3の一部によって覆われることがなくなる。従って、本実施形態の電子装置10をマザーボード等に実装したときの電気的な接続の不良は低減される。   In the case of such an electronic device 10, in the above-described process for manufacturing the multiple-taken mother board 41, through-holes are not formed in the four corners of each substrate region in the lowermost ceramic green sheet. Thus, the through-hole formed in the ceramic green sheet does not penetrate both main surfaces of the laminated green sheet, and the applied liquid resin does not enter the other main surface, so that the electrode connected to the outside formed on the lower surface of the circuit board 1 A portion of the resin material 3 that has wrapped around is no longer covered with the resin material 3. Therefore, poor electrical connection when the electronic device 10 of the present embodiment is mounted on a motherboard or the like is reduced.

また、凹部41aは、複数個取り用母基板41においては4つの基板領域が接する部位に形成されていたことから、切断後には回路基板1の四隅に形成される切り欠き1aを構成することとなる。   In addition, since the recess 41a is formed in the portion where the four substrate regions are in contact with each other in the mother board 41 for taking a plurality of pieces, the recess 41a forms notches 1a formed at the four corners of the circuit board 1 after cutting. Become.

本実施形態の電子装置10は、回路基板1の四隅に、上端が回路基板1の上面に開口した切り欠き1aが形成されるとともに、切り欠き1aの形成領域内に樹脂材3の一部3aが充填され、充填された樹脂材3が切り欠き1aに臨む回路基板の側面に被着した構造となっている。このような構造により、切り欠き1aにのぞむ回路基板の壁面と樹脂材3との接合が、回路基板1の四隅における回路基板と樹脂材との接合力を強化することとなり、回路基板と樹脂材との剥離が発生しにくくなるので、回路基板と樹脂材との界面に水等が滲入して回路基板の上面に搭載されている電子部品素子の特性を変動させて電子装置の信頼性が劣化することが低減される。   In the electronic device 10 of the present embodiment, notches 1a whose upper ends are opened on the upper surface of the circuit board 1 are formed at the four corners of the circuit board 1, and a part 3a of the resin material 3 is formed in the formation region of the notch 1a. And the filled resin material 3 is attached to the side surface of the circuit board facing the notch 1a. With such a structure, the connection between the wall surface of the circuit board and the resin material 3 seen in the notch 1a reinforces the bonding force between the circuit board and the resin material at the four corners of the circuit board 1. As a result, water or the like permeates into the interface between the circuit board and the resin material, and the characteristics of the electronic component elements mounted on the upper surface of the circuit board are changed to deteriorate the reliability of the electronic device. Is reduced.

これに加えて、搬送時に搬送治具に衝突した場合においても、矩形状をなす回路基板1の四隅が四隅には樹脂材の一部を配置してことにから欠けが発生しにくくなっており、これによっても電子装置10の信頼性が劣化することが低減される。   In addition to this, even when it collides with the conveyance jig during conveyance, the four corners of the rectangular circuit board 1 are less likely to be chipped because part of the resin material is arranged at the four corners. This also reduces the deterioration of the reliability of the electronic device 10.

一方、切り欠き1aは、下端が最下層の絶縁層1kによって回路基板1の下面より離間しているので、回路基板1の裏面には、導体パターンを形成する有効領域が充分に確保されることとなる。   On the other hand, since the lower end of the notch 1a is separated from the lower surface of the circuit board 1 by the lowermost insulating layer 1k, a sufficient effective area for forming a conductor pattern is ensured on the back surface of the circuit board 1. It becomes.

また本実施形態の電子装置10は、切り欠き1aの形成領域内に充填されている樹脂材3の表面が、回路基板1の下面角部の輪郭と合致させた構造となっている。このような構造にすることによって、矩形状の回路基板1の各辺に対して樹脂材3がはみ出していないので、搬送時に電子装置10が搬送治具に引っかかるという不具合が発生しにくいものとなっている。   In addition, the electronic device 10 according to the present embodiment has a structure in which the surface of the resin material 3 filled in the notch 1 a formation region is matched with the contour of the lower surface corner of the circuit board 1. By adopting such a structure, the resin material 3 does not protrude from each side of the rectangular circuit board 1, so that the problem that the electronic device 10 is caught by the conveyance jig during conveyance is less likely to occur. ing.

更に本実施形態においては、この回路基板1の切り欠き1aの側面は、セラミックグリーンシートを積層したときに発生したずれによってジグザグ状になっており、そのずれ量は、切り欠き1aの底面における回路基板1の角部から切り欠き1aに臨む回路基板1の側面までの距離の平均に対して10%〜75%に設定されている。   Furthermore, in the present embodiment, the side surface of the notch 1a of the circuit board 1 is zigzag due to the deviation generated when the ceramic green sheets are laminated, and the amount of deviation is the circuit on the bottom surface of the notch 1a. It is set to 10% to 75% with respect to the average distance from the corner of the substrate 1 to the side surface of the circuit board 1 facing the notch 1a.

このように、回路基板1が複数個の絶縁層1h〜1kを積層することによって形成されており、切り欠きに臨む回路基板1の側面が、絶縁層毎にずらして凹凸状に成したことによって、切り欠き1aにのぞむ回路基板1の壁面と樹脂材3との接合力がより強化されることとなり、回路基板1と樹脂材3との剥離の発生がより低減される。   As described above, the circuit board 1 is formed by laminating the plurality of insulating layers 1h to 1k, and the side surface of the circuit board 1 facing the notch is shifted for each insulating layer to be uneven. As a result, the bonding force between the wall surface of the circuit board 1 and the resin material 3 seen in the notch 1a is further strengthened, and the occurrence of peeling between the circuit board 1 and the resin material 3 is further reduced.

また、絶縁層1h〜1kのずれ量が切り欠き1aの底面における回路基板1の角部から切り欠き1aに臨む回路基板1の側面までの距離の平均に対して10%〜100%に設定されているによっても、切り欠き1aにのぞむ回路基板の壁面と樹脂材との接合力がより強化されることとなり、回路基板と樹脂材との剥離の発生がいっそう低減されることとなる。   Further, the shift amount of the insulating layers 1h to 1k is set to 10% to 100% with respect to the average distance from the corner of the circuit board 1 to the side surface of the circuit board 1 facing the notch 1a at the bottom surface of the notch 1a. Even if this is done, the bonding force between the wall surface of the circuit board and the resin material that is notched in the notch 1a is further strengthened, and the occurrence of peeling between the circuit board and the resin material is further reduced.

上述した構造においては特に、切り欠き1aに臨む回路基板1の側面がジグザグ状と成しておくことにより、切り欠き1aにのぞむ回路基板1の壁面と樹脂材3との接合力がより強化されることとなり、回路基板1と樹脂材3との剥離の発生がよりいっそう低減されることとなる。   Particularly in the structure described above, the side surface of the circuit board 1 facing the notch 1a is formed in a zigzag shape, so that the bonding force between the wall surface of the circuit board 1 looking into the notch 1a and the resin material 3 is further strengthened. As a result, the occurrence of peeling between the circuit board 1 and the resin material 3 is further reduced.

尚、本発明は上述した実施形態に限定されるものではなく、本発明の要旨を逸脱しない範囲において種々の変更、改良等が可能である。   The present invention is not limited to the above-described embodiments, and various changes and improvements can be made without departing from the scope of the present invention.

例えば、上述した実施形態では、積層グリーンシートを構成するセラミックグリーンシート同士を相互に圧着させる工程を、複数個のセラミックグリーンシートを積層した後に行っているが、各セラミックグリーンシートを順次積層・圧着することにより積層グリーンシートを形成してもよく、この方法によっても、セラミックグリーンシート間に残留する空気を、貫通孔を介して外部へ放出することとなり、本実施形態と同様の効果が得られる。   For example, in the embodiment described above, the step of mutually pressing the ceramic green sheets constituting the laminated green sheet is performed after laminating a plurality of ceramic green sheets. By doing so, a laminated green sheet may be formed. Also by this method, the air remaining between the ceramic green sheets is discharged to the outside through the through holes, and the same effect as in this embodiment can be obtained. .

また上述した実施形態においては、積層体3をそれぞれの基板領域4に切断する手段として、ダイシングブレードを用いているが、予め積層体3の表面に分割溝を形成し、その分割溝を支点にしてブレイク処理することにより複数個の積層セラミック部品を得るようにしても構わない。   In the embodiment described above, a dicing blade is used as a means for cutting the laminate 3 into the respective substrate regions 4. However, a dividing groove is formed in advance on the surface of the laminate 3, and the dividing groove is used as a fulcrum. A plurality of multilayer ceramic parts may be obtained by performing a break treatment.

尚、複数個取り用母基板41を製作する工程において、最下層のセラミックグリーンシートのみ、各基板領域の四隅部には貫通孔を形成していない構成としているが、この目的は上述したように積層体としての両主面を貫通する孔の存在を無くすことであり、これが達成するのであれば、最下層及びこれに隣接する複数の層についても各基板領域の四隅部には貫通孔を形成していない構成としても構わない。   Note that, in the process of manufacturing the mother substrate 41 for taking multiple pieces, only the lowermost ceramic green sheet has a structure in which through holes are not formed in the four corners of each substrate region. It is to eliminate the existence of holes penetrating both main surfaces as a laminate, and if this is achieved, through holes are formed at the four corners of each substrate region for the lowermost layer and a plurality of adjacent layers. It does not matter even if it is not configured.

本発明の一実施形態に係る電子装置の外観斜視図である。1 is an external perspective view of an electronic device according to an embodiment of the present invention. 本発明の一実施形態に係る電子装置の断面図である。It is sectional drawing of the electronic device which concerns on one Embodiment of this invention. 本発明の一実施形態に係る電子装置に用いる回路基板の外観斜視図である。It is an external appearance perspective view of the circuit board used for the electronic device which concerns on one Embodiment of this invention. 本発明の一実施形態に係る電子装置の製造に用いる複数個取り用母基板の外観斜視図である。1 is an external perspective view of a plurality of mother boards for use in manufacturing an electronic device according to an embodiment of the present invention. 本発明の一実施形態に係る電子装置の製造に用いる複数個取り用母基板に電子部品素子を搭載した外観斜視図である。1 is an external perspective view in which electronic component elements are mounted on a plurality of mother boards used for manufacturing an electronic device according to an embodiment of the present invention.

符号の説明Explanation of symbols

1・・・回路基板
1a・・・切り欠き
1h〜1k・・・絶縁層
2・・・電子巣品素子
3・・・樹脂材
10・・・電子装置
41・・・複数個取り用母基板
41a・・・凹部
DESCRIPTION OF SYMBOLS 1 ... Circuit board 1a ... Notch 1h-1k ... Insulating layer 2 ... Electron nest element 3 ... Resin material 10 ... Electronic device 41 ... Mother board for taking multiple pieces 41a ... concave portion

Claims (5)

矩形状をなす回路基板の上面に電子部品素子を搭載し、これを樹脂材で被覆してなる電子装置において、
前記回路基板の四隅に、下端が回路基板の下面より離間し、且つ上端が回路基板の上面に開口した切り欠きを形成するとともに、該切り欠きの形成領域内に前記樹脂材の一部を充填し、該充填した樹脂材を前記切り欠きに臨む回路基板の側面に被着させたことを特徴とする電子装置。
In an electronic device in which an electronic component element is mounted on the upper surface of a rectangular circuit board and this is covered with a resin material,
A notch is formed at the four corners of the circuit board, the lower end being separated from the lower surface of the circuit board and the upper end being opened on the upper surface of the circuit board, and a part of the resin material is filled in the notch forming region. An electronic apparatus comprising: the resin material filled; and being attached to a side surface of the circuit board facing the notch.
前記切り欠きの形成領域内に充填されている樹脂材の表面が前記回路基板の下面角部の輪郭と合致させてあることを特徴とする請求項1に記載の電子装置。 2. The electronic device according to claim 1, wherein a surface of the resin material filled in the notch formation region is matched with a contour of a lower surface corner portion of the circuit board. 前記回路基板が複数個の絶縁層を積層することによって形成されており、前記切り欠きに臨む前記回路基板の側面を前記絶縁層毎にずらして凹凸状に成したことを特徴とする請求項1または請求項2に記載の電子装置。 2. The circuit board is formed by laminating a plurality of insulating layers, and the side surface of the circuit board facing the notch is shifted in each insulating layer to form an uneven shape. Alternatively, the electronic device according to claim 2. 前記絶縁層のずれ量が前記切り欠きの底面における回路基板の角部から前記切り欠きに臨む前記回路基板の側面までの距離の平均に対して10%〜100%に設定されていることを特徴とする請求項3に記載の電子装置。 The amount of displacement of the insulating layer is set to 10% to 100% with respect to the average distance from the corner of the circuit board at the bottom surface of the notch to the side surface of the circuit board facing the notch. The electronic device according to claim 3. 前記切り欠きに臨む前記回路基板の側面がジグザグ状を成していることを特徴とする請求項1または請求項2に記載の電子装置。 The electronic device according to claim 1, wherein a side surface of the circuit board facing the notch has a zigzag shape.
JP2003398248A 2003-11-27 2003-11-27 Electronic equipment Expired - Fee Related JP4369732B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003398248A JP4369732B2 (en) 2003-11-27 2003-11-27 Electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003398248A JP4369732B2 (en) 2003-11-27 2003-11-27 Electronic equipment

Publications (2)

Publication Number Publication Date
JP2005159185A true JP2005159185A (en) 2005-06-16
JP4369732B2 JP4369732B2 (en) 2009-11-25

Family

ID=34723148

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003398248A Expired - Fee Related JP4369732B2 (en) 2003-11-27 2003-11-27 Electronic equipment

Country Status (1)

Country Link
JP (1) JP4369732B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013042156A (en) * 2012-10-02 2013-02-28 Denso Corp Manufacturing method of electronic device
WO2018092550A1 (en) * 2016-11-21 2018-05-24 株式会社村田製作所 Resin package substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013042156A (en) * 2012-10-02 2013-02-28 Denso Corp Manufacturing method of electronic device
WO2018092550A1 (en) * 2016-11-21 2018-05-24 株式会社村田製作所 Resin package substrate

Also Published As

Publication number Publication date
JP4369732B2 (en) 2009-11-25

Similar Documents

Publication Publication Date Title
EP1519641B1 (en) Module and method of manufacturing a module
JP4965237B2 (en) Wiring board built-in capacitor and wiring board
JP4746422B2 (en) Capacitor manufacturing method and capacitor
JP2001284808A (en) Laminated circuit board
JP4369732B2 (en) Electronic equipment
JP4911091B2 (en) High frequency module and manufacturing method thereof
EP3678196B1 (en) Substrate for mounting electronic components, electronic device, and electronic module
JP4383141B2 (en) Manufacturing method of multilayer ceramic parts
JP3940659B2 (en) Multilayer circuit board manufacturing method
JP2004153023A (en) Multilayer circuit board for high frequency wave
JP2003204161A (en) Manufacturing method of circuit board
JP3297608B2 (en) Method for manufacturing package for housing semiconductor element
JP2002171035A (en) Large-scaled circuit board
JP2005072416A (en) Multiple component mounting mother board
JP6258679B2 (en) Wiring board and electronic device
JP2003046253A (en) Multilayer circuit board
JP2002359474A (en) Surface-mounted multilayer circuit board
JP6262498B2 (en) Method for manufacturing ceramic laminate
KR100896599B1 (en) Ceramic multilayer board and method thereof
JP2001352011A (en) Electronic component and its manufacturing method
JP2003110247A (en) Multilayer circuit board and manufacturing method thereof
JP2004055991A (en) Wiring board
KR100887158B1 (en) Multilayer ceramic substrate and manufacturing method for the same
JP2004152836A (en) Multilayer circuit board for high frequency wave
JP2004235206A (en) Ceramic multilayer circuit board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061109

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090302

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090309

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090407

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090512

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090710

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090804

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090828

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120904

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130904

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees