JP2004521496A - 干渉遮蔽を有する集積回路ダイ - Google Patents
干渉遮蔽を有する集積回路ダイ Download PDFInfo
- Publication number
- JP2004521496A JP2004521496A JP2002566551A JP2002566551A JP2004521496A JP 2004521496 A JP2004521496 A JP 2004521496A JP 2002566551 A JP2002566551 A JP 2002566551A JP 2002566551 A JP2002566551 A JP 2002566551A JP 2004521496 A JP2004521496 A JP 2004521496A
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- package
- circuit
- substrate
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F2017/008—Electric or magnetic shielding of printed inductances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F2017/0086—Printed inductances on semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Power Engineering (AREA)
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/785,620 US6486534B1 (en) | 2001-02-16 | 2001-02-16 | Integrated circuit die having an interference shield |
| PCT/US2002/004193 WO2002067326A2 (en) | 2001-02-16 | 2002-02-13 | Integrated circuit die having an electromagnetic interference shield |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004521496A true JP2004521496A (ja) | 2004-07-15 |
| JP2004521496A5 JP2004521496A5 (enExample) | 2005-12-22 |
Family
ID=25136069
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002566551A Pending JP2004521496A (ja) | 2001-02-16 | 2002-02-13 | 干渉遮蔽を有する集積回路ダイ |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US6486534B1 (enExample) |
| EP (1) | EP1393372A2 (enExample) |
| JP (1) | JP2004521496A (enExample) |
| AU (1) | AU2002306475A1 (enExample) |
| WO (1) | WO2002067326A2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019244487A1 (ja) * | 2018-06-22 | 2019-12-26 | 日本電産株式会社 | モータ |
Families Citing this family (65)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6400015B1 (en) * | 2000-03-31 | 2002-06-04 | Intel Corporation | Method of creating shielded structures to protect semiconductor devices |
| US6844236B2 (en) | 2001-07-23 | 2005-01-18 | Agere Systems Inc. | Method and structure for DC and RF shielding of integrated circuits |
| US7310039B1 (en) | 2001-11-30 | 2007-12-18 | Silicon Laboratories Inc. | Surface inductor |
| SG104291A1 (en) * | 2001-12-08 | 2004-06-21 | Micron Technology Inc | Die package |
| US7161240B2 (en) * | 2002-06-27 | 2007-01-09 | Eastman Kodak Company | Insitu-cooled electrical assemblage |
| US7087977B2 (en) * | 2002-09-27 | 2006-08-08 | Renesas Technology Corp. | Semiconductor device including multiple wiring layers and circuits operating in different frequency bands |
| US7141883B2 (en) * | 2002-10-15 | 2006-11-28 | Silicon Laboratories Inc. | Integrated circuit package configuration incorporating shielded circuit element structure |
| US20040222511A1 (en) * | 2002-10-15 | 2004-11-11 | Silicon Laboratories, Inc. | Method and apparatus for electromagnetic shielding of a circuit element |
| JP3938742B2 (ja) * | 2002-11-18 | 2007-06-27 | Necエレクトロニクス株式会社 | 電子部品装置及びその製造方法 |
| US6836022B2 (en) * | 2003-02-13 | 2004-12-28 | Medtronic, Inc. | High voltage flip-chip component package and method for forming the same |
| DE10309614A1 (de) * | 2003-03-05 | 2004-09-23 | Infineon Technologies Ag | Halbleiterstruktur und Verfahren zur Herstellung derselben |
| BRPI0406401A (pt) | 2003-07-02 | 2005-08-09 | Siemens Ag | Blindagem para componentes eletrônicos e/ou circuitos de aparelhos eletrônicos sob riscos de emi |
| US7813876B2 (en) * | 2003-08-05 | 2010-10-12 | Northrop Grumman Corporation | Dismount tablet computer assembly for wireless communication applications |
| US7805243B2 (en) * | 2003-08-05 | 2010-09-28 | Northrop Grumman Corporation | Personal digital assistant having satellite communications capacity |
| TWI226693B (en) * | 2003-10-03 | 2005-01-11 | Via Tech Inc | BAG package and printed circuit board for supporting the package |
| EP1553812A3 (fr) * | 2003-12-11 | 2013-04-03 | STMicroelectronics S.A. | Puce à semiconducteur et circuit comprenant une inductance blindée |
| US20050206015A1 (en) * | 2004-03-16 | 2005-09-22 | Texas Instruments Incorporated | System and method for attenuating electromagnetic interference |
| US7375411B2 (en) * | 2004-06-03 | 2008-05-20 | Silicon Laboratories Inc. | Method and structure for forming relatively dense conductive layers |
| US20050274970A1 (en) * | 2004-06-14 | 2005-12-15 | Lumileds Lighting U.S., Llc | Light emitting device with transparent substrate having backside vias |
| JP4559163B2 (ja) * | 2004-08-31 | 2010-10-06 | ルネサスエレクトロニクス株式会社 | 半導体装置用パッケージ基板およびその製造方法と半導体装置 |
| US7135766B1 (en) * | 2004-11-30 | 2006-11-14 | Rf Micro Devices, Inc. | Integrated power devices and signal isolation structure |
| JP2006173145A (ja) * | 2004-12-10 | 2006-06-29 | Sharp Corp | インダクタ、共振回路、半導体集積回路、発振器、通信装置 |
| US7323948B2 (en) * | 2005-08-23 | 2008-01-29 | International Business Machines Corporation | Vertical LC tank device |
| WO2007023327A1 (en) * | 2005-08-24 | 2007-03-01 | Infineon Technologies Ag | Magnetically alignable semiconductor chip and rewiring substrate and a method for magnetically aligning the semiconductor chip and the rewiring substrate |
| US7501924B2 (en) * | 2005-09-30 | 2009-03-10 | Silicon Laboratories Inc. | Self-shielding inductor |
| US7514765B2 (en) * | 2006-04-25 | 2009-04-07 | Dell Products L.P. | Solution of power consumption reduction for inverter covered by metal case |
| DE102006062844B4 (de) * | 2006-05-12 | 2016-11-17 | Infineon Technologies Ag | Abschirmvorrichtung zum Abschirmen von elektromagnetischer Strahlung |
| DE102006022360B4 (de) * | 2006-05-12 | 2009-07-09 | Infineon Technologies Ag | Abschirmvorrichtung |
| TWI316748B (en) * | 2006-07-17 | 2009-11-01 | Via Tech Inc | Cooling module against esd and electronic package, assembly, and system using the same |
| US7514774B2 (en) * | 2006-09-15 | 2009-04-07 | Hong Kong Applied Science Technology Research Institute Company Limited | Stacked multi-chip package with EMI shielding |
| DE102006047203B4 (de) * | 2006-10-05 | 2013-01-31 | Austriamicrosystems Ag | Mikrophonanordnung und Verfahren zu deren Herstellung |
| US7948064B2 (en) * | 2008-09-30 | 2011-05-24 | Infineon Technologies Ag | System on a chip with on-chip RF shield |
| US8063469B2 (en) * | 2008-09-30 | 2011-11-22 | Infineon Technologies Ag | On-chip radio frequency shield with interconnect metallization |
| US8178953B2 (en) * | 2008-09-30 | 2012-05-15 | Infineon Technologies Ag | On-chip RF shields with front side redistribution lines |
| US8889548B2 (en) | 2008-09-30 | 2014-11-18 | Infineon Technologies Ag | On-chip RF shields with backside redistribution lines |
| US7936052B2 (en) | 2008-09-30 | 2011-05-03 | Infineon Technologies Ag | On-chip RF shields with backside redistribution lines |
| US8169059B2 (en) * | 2008-09-30 | 2012-05-01 | Infineon Technologies Ag | On-chip RF shields with through substrate conductors |
| US8749032B2 (en) * | 2008-12-05 | 2014-06-10 | Sige Semiconductor, Inc. | Integrated circuit with improved transmission line structure and electromagnetic shielding between radio frequency circuit paths |
| DE102009009442A1 (de) * | 2009-02-18 | 2010-09-09 | Polylc Gmbh & Co. Kg | Organische Elektronikschaltung |
| TWI381306B (zh) | 2009-04-23 | 2013-01-01 | Htc Corp | 可攜式電子裝置及其影像資料通訊方法 |
| US8125058B2 (en) * | 2009-06-10 | 2012-02-28 | Medtronic, Inc. | Faraday cage for circuitry using substrates |
| US8172760B2 (en) | 2009-06-18 | 2012-05-08 | Medtronic, Inc. | Medical device encapsulated within bonded dies |
| US8502735B1 (en) * | 2009-11-18 | 2013-08-06 | Ball Aerospace & Technologies Corp. | Antenna system with integrated circuit package integrated radiators |
| JP6009139B2 (ja) * | 2010-06-22 | 2016-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置及び半導体装置の製造方法 |
| US8619435B2 (en) * | 2010-07-06 | 2013-12-31 | Honeywell International Inc. | Electromagnetic interference (EMI) diverter |
| US20120074559A1 (en) * | 2010-09-24 | 2012-03-29 | International Business Machines Corporation | Integrated circuit package using through substrate vias to ground lid |
| US8666505B2 (en) | 2010-10-26 | 2014-03-04 | Medtronic, Inc. | Wafer-scale package including power source |
| US8424388B2 (en) | 2011-01-28 | 2013-04-23 | Medtronic, Inc. | Implantable capacitive pressure sensor apparatus and methods regarding same |
| TWI499011B (zh) * | 2011-02-10 | 2015-09-01 | 國立清華大學 | 封裝結構及其製作方法 |
| US9693492B2 (en) | 2011-04-14 | 2017-06-27 | Mitsubishi Electric Corporation | High-frequency package |
| US8648664B2 (en) | 2011-09-30 | 2014-02-11 | Silicon Laboratories Inc. | Mutual inductance circuits |
| US8948712B2 (en) | 2012-05-31 | 2015-02-03 | Skyworks Solutions, Inc. | Via density and placement in radio frequency shielding applications |
| WO2014011808A1 (en) | 2012-07-13 | 2014-01-16 | Skyworks Solutions, Inc. | Racetrack design in radio frequency shielding applications |
| US9054096B2 (en) | 2012-09-25 | 2015-06-09 | Xilinx, Inc. | Noise attenuation wall |
| EP2757374A1 (en) * | 2013-01-17 | 2014-07-23 | F. Hoffmann-La Roche AG | Method for preparing an outer surface of a planar waveguide to be capable of binding target samples along a plurality of predetermined lines and a planar waveguide |
| US8952504B2 (en) * | 2013-02-08 | 2015-02-10 | Qualcomm Incorporated | Small form factor magnetic shield for magnetorestrictive random access memory (MRAM) |
| US8748245B1 (en) | 2013-03-27 | 2014-06-10 | Io Semiconductor, Inc. | Semiconductor-on-insulator integrated circuit with interconnect below the insulator |
| US9478507B2 (en) | 2013-03-27 | 2016-10-25 | Qualcomm Incorporated | Integrated circuit assembly with faraday cage |
| US9466536B2 (en) | 2013-03-27 | 2016-10-11 | Qualcomm Incorporated | Semiconductor-on-insulator integrated circuit with back side gate |
| CN107210285B (zh) * | 2015-01-14 | 2019-09-27 | 高通股份有限公司 | 具有法拉第笼的集成电路组件 |
| EP3395242B1 (en) * | 2015-12-22 | 2021-11-10 | KYOCERA Corporation | Measuring sensor package and measuring sensor |
| US11694970B2 (en) | 2021-03-19 | 2023-07-04 | Nxp B.V. | Plated pillar dies having integrated electromagnetic shield layers |
| US20230014046A1 (en) * | 2021-07-13 | 2023-01-19 | Mediatek Inc. | Semiconductor devices with in-package PGS for coupling noise suppression |
| US20240021353A1 (en) * | 2022-07-15 | 2024-01-18 | Qualcomm Incorporated | Three-dimensional vertical co-spiral inductors |
| US20250246357A1 (en) * | 2024-01-31 | 2025-07-31 | Avago Technologies International Sales Pte. Limited | Systems and methods for integrating inductors within printed circuit boards |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4551747A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing for a transmission line environment and improved heat dissipation |
| US5256590A (en) * | 1989-11-24 | 1993-10-26 | Mitsubishi Denki Kabushiki Kaisha | Method of making a shielded semiconductor device |
| US5475606A (en) * | 1993-03-05 | 1995-12-12 | International Business Machines Corporation | Faraday cage for a printed circuit card |
| US5446311A (en) * | 1994-09-16 | 1995-08-29 | International Business Machines Corporation | High-Q inductors in silicon technology without expensive metalization |
| AU2187397A (en) * | 1996-03-22 | 1997-10-10 | Telefonaktiebolaget Lm Ericsson (Publ) | Semiconductor device shielded by an array of electrically conducting pins and a method to manufacture such a device |
| US5986340A (en) | 1996-05-02 | 1999-11-16 | National Semiconductor Corporation | Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same |
| JPH10112517A (ja) * | 1996-10-03 | 1998-04-28 | Ngk Spark Plug Co Ltd | 電子部品収納用パッケージ |
| US6130483A (en) * | 1997-03-05 | 2000-10-10 | Kabushiki Kaisha Toshiba | MMIC module using flip-chip mounting |
| GB2324649A (en) | 1997-04-16 | 1998-10-28 | Ibm | Shielded semiconductor package |
| US6166403A (en) * | 1997-11-12 | 2000-12-26 | Lsi Logic Corporation | Integrated circuit having embedded memory with electromagnetic shield |
| US6181279B1 (en) * | 1998-05-08 | 2001-01-30 | Northrop Grumman Corporation | Patch antenna with an electrically small ground plate using peripheral parasitic stubs |
| US6229404B1 (en) * | 1998-08-31 | 2001-05-08 | Kyocera Corporation | Crystal oscillator |
-
2001
- 2001-02-16 US US09/785,620 patent/US6486534B1/en not_active Expired - Fee Related
-
2002
- 2002-02-13 JP JP2002566551A patent/JP2004521496A/ja active Pending
- 2002-02-13 AU AU2002306475A patent/AU2002306475A1/en not_active Abandoned
- 2002-02-13 WO PCT/US2002/004193 patent/WO2002067326A2/en not_active Ceased
- 2002-02-13 EP EP02742469A patent/EP1393372A2/en not_active Withdrawn
- 2002-09-13 US US10/243,487 patent/US7151011B2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019244487A1 (ja) * | 2018-06-22 | 2019-12-26 | 日本電産株式会社 | モータ |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2002067326A3 (en) | 2003-12-18 |
| US20030017646A1 (en) | 2003-01-23 |
| WO2002067326A2 (en) | 2002-08-29 |
| US7151011B2 (en) | 2006-12-19 |
| EP1393372A2 (en) | 2004-03-03 |
| WO2002067326A9 (en) | 2004-04-01 |
| US6486534B1 (en) | 2002-11-26 |
| AU2002306475A1 (en) | 2002-09-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6486534B1 (en) | Integrated circuit die having an interference shield | |
| US11011502B2 (en) | Semiconductor package | |
| EP3586359B1 (en) | Semiconductor device assemblies with electrically functional heat transfer structures | |
| EP3373331B1 (en) | Semiconductor package with stiffener ring | |
| US5986340A (en) | Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same | |
| US6057601A (en) | Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate | |
| US7088009B2 (en) | Wirebonded assemblage method and apparatus | |
| US6507115B2 (en) | Multi-chip integrated circuit module | |
| JP2968253B2 (ja) | ボール・グリッド・アレイ・モジュール | |
| US6521990B2 (en) | Ball grid array package comprising a heat sink | |
| US11158554B2 (en) | Shielded fan-out packaged semiconductor device and method of manufacturing | |
| US6939739B2 (en) | Integrated circuit packages, ball-grid array integrated circuit packages and methods of packaging an integrated circuit | |
| TWI506707B (zh) | 具有導線架插入件的積體電路封裝系統及其製造方法 | |
| US20170278830A1 (en) | Semiconductor packages having reduced stress | |
| TWI685923B (zh) | 半導體封裝 | |
| KR20070115877A (ko) | 내포된 집적 회로 패키지 온 패키지 시스템 | |
| US20140264339A1 (en) | Heat slug having thermoelectric elements and semiconductor package including the same | |
| US20250349656A1 (en) | Apparatus including direct-contact heat paths and methods of manufacturing the same | |
| EP0694968A2 (en) | Multi-chip module semiconductor device | |
| US7327028B2 (en) | Embedded heat spreader for folded stacked chip-scale package | |
| US20220157810A1 (en) | Semiconductor package with redistribution substrate | |
| US11581289B2 (en) | Multi-chip package | |
| US20230051507A1 (en) | Semiconductor device package with semiconductive thermal pedestal | |
| US10256201B2 (en) | Bonding pad structure having island portions and method for manufacturing the same | |
| JP2003007914A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050209 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050209 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071217 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080314 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080324 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080416 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080423 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080516 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080523 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080806 |