JP2004362756A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004362756A5 JP2004362756A5 JP2004161460A JP2004161460A JP2004362756A5 JP 2004362756 A5 JP2004362756 A5 JP 2004362756A5 JP 2004161460 A JP2004161460 A JP 2004161460A JP 2004161460 A JP2004161460 A JP 2004161460A JP 2004362756 A5 JP2004362756 A5 JP 2004362756A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- integrated circuit
- circuit device
- write
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20030035604 | 2003-06-03 | ||
KR2003-035604 | 2003-06-03 | ||
KR2003-042840 | 2003-06-27 | ||
KR10-2003-0042840A KR100532444B1 (ko) | 2003-06-03 | 2003-06-27 | N 비트 프리패치 구조로 2n 비트 프리패치 스킴을구현하는 메모리 장치 및 이 메모리 장치의 2n 비트프리패치 방법 및 자동 프리차아지 방법 |
US10/792425 | 2004-03-03 | ||
US10/792,425 US7054202B2 (en) | 2003-06-03 | 2004-03-03 | High burst rate write data paths for integrated circuit memory devices and methods of operating same |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2004362756A JP2004362756A (ja) | 2004-12-24 |
JP2004362756A5 true JP2004362756A5 (th) | 2007-03-22 |
JP4819325B2 JP4819325B2 (ja) | 2011-11-24 |
Family
ID=33545117
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004161460A Expired - Fee Related JP4819325B2 (ja) | 2003-06-03 | 2004-05-31 | 集積回路装置及びその動作方法 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP4819325B2 (th) |
DE (1) | DE102004026526B4 (th) |
GB (1) | GB2403575B (th) |
TW (1) | TWI250530B (th) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005001894A1 (de) * | 2005-01-14 | 2006-08-03 | Infineon Technologies Ag | Synchroner Parallel-Serienwandler |
JP5052056B2 (ja) * | 2005-09-29 | 2012-10-17 | エスケーハイニックス株式会社 | 半導体メモリ素子のデータ入力装置 |
JP4470183B2 (ja) | 2006-08-28 | 2010-06-02 | エルピーダメモリ株式会社 | 半導体記憶装置 |
KR20080065100A (ko) | 2007-01-08 | 2008-07-11 | 주식회사 하이닉스반도체 | 반도체 메모리 소자와 그의 구동 방법 |
KR101094946B1 (ko) | 2010-01-29 | 2011-12-15 | 주식회사 하이닉스반도체 | 반도체 집적 회로 |
JP2013206492A (ja) * | 2012-03-27 | 2013-10-07 | Toshiba Corp | 半導体装置およびその駆動方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59180871A (ja) * | 1983-03-31 | 1984-10-15 | Fujitsu Ltd | 半導体メモリ装置 |
US4745577A (en) * | 1984-11-20 | 1988-05-17 | Fujitsu Limited | Semiconductor memory device with shift registers for high speed reading and writing |
JPH0740430B2 (ja) * | 1986-07-04 | 1995-05-01 | 日本電気株式会社 | メモリ装置 |
US5854767A (en) * | 1994-10-28 | 1998-12-29 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device having a plurality of blocks each including a parallel/serial conversion circuit |
JP3788867B2 (ja) * | 1997-10-28 | 2006-06-21 | 株式会社東芝 | 半導体記憶装置 |
US6459393B1 (en) * | 1998-05-08 | 2002-10-01 | International Business Machines Corporation | Apparatus and method for optimized self-synchronizing serializer/deserializer/framer |
JP2000163969A (ja) * | 1998-09-16 | 2000-06-16 | Fujitsu Ltd | 半導体記憶装置 |
DE19951677B4 (de) * | 1998-10-30 | 2006-04-13 | Fujitsu Ltd., Kawasaki | Halbleiterspeichervorrichtung |
JP3859885B2 (ja) * | 1998-11-24 | 2006-12-20 | Necエレクトロニクス株式会社 | 半導体記憶装置 |
JP4083944B2 (ja) * | 1999-12-13 | 2008-04-30 | 東芝マイクロエレクトロニクス株式会社 | 半導体記憶装置 |
-
2004
- 2004-05-25 DE DE102004026526A patent/DE102004026526B4/de not_active Expired - Fee Related
- 2004-05-31 JP JP2004161460A patent/JP4819325B2/ja not_active Expired - Fee Related
- 2004-06-03 GB GB0412446A patent/GB2403575B/en not_active Expired - Fee Related
- 2004-06-03 TW TW093115984A patent/TWI250530B/zh not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5513148A (en) | Synchronous NAND DRAM architecture | |
KR101089409B1 (ko) | 메모리 어레이 에러 정정 장치, 시스템 및 방법 | |
US7911862B2 (en) | Latency control circuit and method thereof and an auto-precharge control circuit and method thereof | |
US10699759B2 (en) | Semiconductor devices | |
US7054202B2 (en) | High burst rate write data paths for integrated circuit memory devices and methods of operating same | |
US7304908B2 (en) | SRAM device capable of performing burst operation | |
US8437209B2 (en) | Integrated circuit | |
US6965539B2 (en) | Write path scheme in synchronous DRAM | |
JP5038657B2 (ja) | 半導体集積回路装置 | |
US7596049B2 (en) | Semiconductor memory device with a plurality of bank groups each having a plurality of banks sharing a global line group | |
KR100578233B1 (ko) | 동기식메모리장치의 데이터 입출력 가변제어장치 | |
US7548485B2 (en) | Semiconductor memory device capable of synchronous/asynchronous operation and data input/output method thereof | |
US20200160896A1 (en) | Semiconductor devices | |
JP2017045491A (ja) | 半導体メモリ、メモリシステム | |
JP2006155710A5 (th) | ||
US7835180B2 (en) | Semiconductor memory device | |
CN110970070B (zh) | 半导体器件 | |
JP2004362756A5 (th) | ||
CN105321548A (zh) | 存储体控制电路和包括存储体控制电路的半导体存储器件 | |
WO2002095760A1 (fr) | Memoire a semi-conducteurs | |
JP4819325B2 (ja) | 集積回路装置及びその動作方法 | |
US6236619B1 (en) | Synchronous dynamic random access memory semiconductor device having write-interrupt-write function | |
JP2012113819A (ja) | 自動プリチャージ制御回路と半導体メモリ装置とプリチャージング動作制御方法 | |
US7978547B2 (en) | Data I/O control signal generating circuit in a semiconductor memory apparatus | |
KR100826641B1 (ko) | 반도체 메모리 장치 |