JP2004128484A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004128484A5 JP2004128484A5 JP2003207584A JP2003207584A JP2004128484A5 JP 2004128484 A5 JP2004128484 A5 JP 2004128484A5 JP 2003207584 A JP2003207584 A JP 2003207584A JP 2003207584 A JP2003207584 A JP 2003207584A JP 2004128484 A5 JP2004128484 A5 JP 2004128484A5
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- insulating film
- integrated circuit
- semiconductor integrated
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 claims 42
- 238000004519 manufacturing process Methods 0.000 claims 17
- 238000000034 method Methods 0.000 claims 13
- 238000005498 polishing Methods 0.000 claims 9
- 238000000151 deposition Methods 0.000 claims 6
- 239000000758 substrate Substances 0.000 claims 6
- 239000011248 coating agent Substances 0.000 claims 4
- 238000000576 coating method Methods 0.000 claims 4
- 238000000059 patterning Methods 0.000 claims 4
- 238000005268 plasma chemical vapour deposition Methods 0.000 claims 3
- 241000255925 Diptera Species 0.000 claims 1
- 230000008021 deposition Effects 0.000 claims 1
- 239000003550 marker Substances 0.000 claims 1
- 238000000206 photolithography Methods 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003207584A JP2004128484A (ja) | 1997-03-31 | 2003-08-14 | 半導体集積回路装置およびその製造方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8101397 | 1997-03-31 | ||
| JP2003207584A JP2004128484A (ja) | 1997-03-31 | 2003-08-14 | 半導体集積回路装置およびその製造方法 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP03338898A Division JP3638778B2 (ja) | 1997-03-31 | 1998-02-16 | 半導体集積回路装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004128484A JP2004128484A (ja) | 2004-04-22 |
| JP2004128484A5 true JP2004128484A5 (enExample) | 2005-09-29 |
Family
ID=32299890
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003207584A Withdrawn JP2004128484A (ja) | 1997-03-31 | 2003-08-14 | 半導体集積回路装置およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2004128484A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100552935C (zh) * | 2006-10-09 | 2009-10-21 | 日月光半导体制造股份有限公司 | 基板条与基板结构以及其制造方法 |
| JP5554951B2 (ja) * | 2008-09-11 | 2014-07-23 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| KR20150053930A (ko) * | 2012-09-11 | 2015-05-19 | 피에스4 뤽스코 에스.에이.알.엘. | 반도체 장치 |
| JP6331830B2 (ja) * | 2014-07-25 | 2018-05-30 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
-
2003
- 2003-08-14 JP JP2003207584A patent/JP2004128484A/ja not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005522019A5 (enExample) | ||
| JP2006344703A5 (enExample) | ||
| WO2007092176A3 (en) | Methods for fabricating and filling conductive vias and conductive vias so formed | |
| TW531769B (en) | Semiconductor device, method of manufacturing the same and method of designing the same | |
| WO2004049407A3 (en) | Plate through mask for generating alignment marks of mim capacitors | |
| TWI278062B (en) | Semiconductor device and manufacturing method thereof | |
| US7470630B1 (en) | Approach to reduce parasitic capacitance from dummy fill | |
| JP2004128484A5 (enExample) | ||
| KR100752198B1 (ko) | 반도체 소자의 제조 방법 | |
| KR100871768B1 (ko) | 반도체 소자 및 boac/coa 제조 방법 | |
| JP2004048025A5 (enExample) | ||
| JP2005311215A5 (enExample) | ||
| JP6120964B2 (ja) | 半導体装置およびその製造方法 | |
| JPH10172969A (ja) | 半導体装置の製造方法 | |
| JP2003115488A5 (enExample) | ||
| CN101819943A (zh) | 铜互连层上的熔丝制程方法及其半导体器件 | |
| KR100668960B1 (ko) | 반도체 소자의 금속 배선 및 그의 형성 방법 | |
| KR100741593B1 (ko) | 상감법에 의한 구리 금속배선의 형성방법 | |
| JP3502362B2 (ja) | 半導体装置およびそのレイアウト方法 | |
| KR100619401B1 (ko) | 반도체 소자의 제조 방법 | |
| KR100498647B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR100741587B1 (ko) | 구리 금속배선의 더미 패턴 삽입방법 | |
| KR100685137B1 (ko) | 구리 금속 배선의 형성 방법 및 그에 의해 형성된 구리금속 배선을 포함하는 반도체 소자 | |
| JP2000040827A5 (enExample) | ||
| KR20060069566A (ko) | 금속배선 형성방법 |