JP2005311215A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005311215A5 JP2005311215A5 JP2004129256A JP2004129256A JP2005311215A5 JP 2005311215 A5 JP2005311215 A5 JP 2005311215A5 JP 2004129256 A JP2004129256 A JP 2004129256A JP 2004129256 A JP2004129256 A JP 2004129256A JP 2005311215 A5 JP2005311215 A5 JP 2005311215A5
- Authority
- JP
- Japan
- Prior art keywords
- main surface
- via hole
- forming
- pad electrode
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 42
- 239000010410 layer Substances 0.000 claims 17
- 239000000758 substrate Substances 0.000 claims 14
- 238000004519 manufacturing process Methods 0.000 claims 7
- 238000000034 method Methods 0.000 claims 4
- 239000011241 protective layer Substances 0.000 claims 3
- 238000005530 etching Methods 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004129256A JP4544902B2 (ja) | 2004-04-26 | 2004-04-26 | 半導体装置及びその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004129256A JP4544902B2 (ja) | 2004-04-26 | 2004-04-26 | 半導体装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005311215A JP2005311215A (ja) | 2005-11-04 |
| JP2005311215A5 true JP2005311215A5 (enExample) | 2007-06-07 |
| JP4544902B2 JP4544902B2 (ja) | 2010-09-15 |
Family
ID=35439596
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004129256A Expired - Fee Related JP4544902B2 (ja) | 2004-04-26 | 2004-04-26 | 半導体装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4544902B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5194537B2 (ja) * | 2007-04-23 | 2013-05-08 | 株式会社デンソー | 半導体装置およびその製造方法 |
| TWI394260B (zh) * | 2007-10-31 | 2013-04-21 | 群成科技股份有限公司 | 具有多晶粒之半導體元件封裝結構及其方法 |
| JP2009295676A (ja) * | 2008-06-03 | 2009-12-17 | Oki Semiconductor Co Ltd | 半導体装置及びその製造方法 |
| JP2010245292A (ja) * | 2009-04-06 | 2010-10-28 | Panasonic Corp | 光学デバイス、電子機器、及びその製造方法 |
| US8853072B2 (en) * | 2011-06-06 | 2014-10-07 | Micron Technology, Inc. | Methods of forming through-substrate interconnects |
| JP6012998B2 (ja) * | 2012-03-29 | 2016-10-25 | 芝浦メカトロニクス株式会社 | プラズマ処理方法 |
| KR102673730B1 (ko) * | 2019-11-07 | 2024-06-10 | 삼성전자주식회사 | 반도체 소자 및 이를 구비한 반도체 패키지 |
| US11676872B2 (en) * | 2020-06-10 | 2023-06-13 | Menlo Microsystems, Inc. | Materials and methods for passivation of metal-plated through glass vias |
| CN118830080A (zh) * | 2022-12-16 | 2024-10-22 | 京东方科技集团股份有限公司 | 功能基板及其制备方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3494100B2 (ja) * | 2000-01-11 | 2004-02-03 | 富士通株式会社 | 半導体装置及びその実装方法 |
| JP3530149B2 (ja) * | 2001-05-21 | 2004-05-24 | 新光電気工業株式会社 | 配線基板の製造方法及び半導体装置 |
| JP4212293B2 (ja) * | 2002-04-15 | 2009-01-21 | 三洋電機株式会社 | 半導体装置の製造方法 |
| JP2003347471A (ja) * | 2002-05-24 | 2003-12-05 | Fujikura Ltd | 半導体装置及びその製造方法 |
-
2004
- 2004-04-26 JP JP2004129256A patent/JP4544902B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI358799B (en) | Semiconductor package substrate and method of form | |
| TWI451549B (zh) | 嵌埋半導體元件之封裝結構及其製法 | |
| JP2005235858A5 (enExample) | ||
| JP2005520342A5 (enExample) | ||
| TW200507214A (en) | Semiconductor package substrate with protective metal layer on pads formed thereon and method for fabricating the same | |
| JP2007502530A5 (enExample) | ||
| JP2003031730A5 (enExample) | ||
| JP2012253190A (ja) | 半導体パッケージ及びその実装方法 | |
| JP2005101268A5 (enExample) | ||
| CN101236943B (zh) | 内埋芯片的散热型无芯板薄型基板及其制造方法 | |
| JP2012004505A5 (enExample) | ||
| TWI384602B (zh) | 嵌埋有感光半導體晶片之封裝基板及其製法 | |
| JP2010287893A (ja) | 電子デバイスパッケージ及び製造方法 | |
| JP2005311215A5 (enExample) | ||
| JP2009129982A5 (enExample) | ||
| JP2008091628A5 (enExample) | ||
| CN104167369B (zh) | 芯片封装结构的制作方法 | |
| US20070207608A1 (en) | Semiconductor device and manufacturing process thereof | |
| JP2005260079A5 (enExample) | ||
| JP2005260081A5 (enExample) | ||
| JP2003258107A5 (enExample) | ||
| JP2005317578A (ja) | 半導体装置及びその製造方法 | |
| JP2012004506A5 (enExample) | ||
| JP2009049134A5 (enExample) | ||
| TWI400783B (zh) | 封裝結構及其製作方法 |