JP2004006833A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004006833A5 JP2004006833A5 JP2003116650A JP2003116650A JP2004006833A5 JP 2004006833 A5 JP2004006833 A5 JP 2004006833A5 JP 2003116650 A JP2003116650 A JP 2003116650A JP 2003116650 A JP2003116650 A JP 2003116650A JP 2004006833 A5 JP2004006833 A5 JP 2004006833A5
- Authority
- JP
- Japan
- Prior art keywords
- twenty
- width
- conductor
- conductor structure
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 claims 56
- 230000005415 magnetization Effects 0.000 claims 8
- 239000010410 layer Substances 0.000 claims 6
- 230000006870 function Effects 0.000 claims 4
- 230000004044 response Effects 0.000 claims 2
- 239000011247 coating layer Substances 0.000 claims 1
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/132,998 US6597049B1 (en) | 2002-04-25 | 2002-04-25 | Conductor structure for a magnetic memory |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004006833A JP2004006833A (ja) | 2004-01-08 |
| JP2004006833A5 true JP2004006833A5 (enExample) | 2005-05-12 |
| JP4601913B2 JP4601913B2 (ja) | 2010-12-22 |
Family
ID=22456553
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003116650A Expired - Fee Related JP4601913B2 (ja) | 2002-04-25 | 2003-04-22 | 磁気メモリのための導体構造 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6597049B1 (enExample) |
| EP (1) | EP1359589A3 (enExample) |
| JP (1) | JP4601913B2 (enExample) |
| KR (1) | KR101010320B1 (enExample) |
| CN (1) | CN1453791A (enExample) |
| TW (1) | TW200305879A (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6891193B1 (en) | 2002-06-28 | 2005-05-10 | Silicon Magnetic Systems | MRAM field-inducing layer configuration |
| US7170706B2 (en) * | 2002-08-29 | 2007-01-30 | Freescale Semiconductor, Inc. | Hard disk system with non-volatile IC based memory for storing data |
| US7006318B2 (en) | 2002-08-29 | 2006-02-28 | Freescale Semiconductor, Inc. | Removable media storage system with memory for storing operational data |
| US7096378B2 (en) * | 2002-08-29 | 2006-08-22 | Freescale Semiconductor, Inc. | Data storage system having a non-volatile IC based memory for storing user data |
| US6924539B2 (en) * | 2002-08-30 | 2005-08-02 | Hewlett-Packard Development Company, L.P. | Magnetic memory cell having an annular data layer and a soft reference layer |
| US6822278B1 (en) * | 2002-09-11 | 2004-11-23 | Silicon Magnetic Systems | Localized field-inducding line and method for making the same |
| JP2004111437A (ja) * | 2002-09-13 | 2004-04-08 | Toshiba Corp | 磁気記憶装置 |
| US7023723B2 (en) * | 2002-11-12 | 2006-04-04 | Nve Corporation | Magnetic memory layers thermal pulse transitions |
| US6740947B1 (en) * | 2002-11-13 | 2004-05-25 | Hewlett-Packard Development Company, L.P. | MRAM with asymmetric cladded conductor |
| JP3906145B2 (ja) * | 2002-11-22 | 2007-04-18 | 株式会社東芝 | 磁気ランダムアクセスメモリ |
| KR100506932B1 (ko) * | 2002-12-10 | 2005-08-09 | 삼성전자주식회사 | 기준 셀들을 갖는 자기 램 소자 및 그 구조체 |
| US6921953B2 (en) * | 2003-04-09 | 2005-07-26 | Micron Technology, Inc. | Self-aligned, low-resistance, efficient MRAM read/write conductors |
| US7264975B1 (en) | 2003-09-25 | 2007-09-04 | Cypress Semiconductor Corp. | Metal profile for increased local magnetic fields in MRAM devices and method for making the same |
| US7071009B2 (en) | 2004-04-01 | 2006-07-04 | Headway Technologies, Inc. | MRAM arrays with reduced bit line resistance and method to make the same |
| US7211874B2 (en) * | 2004-04-06 | 2007-05-01 | Headway Technologies, Inc. | Magnetic random access memory array with free layer locking mechanism |
| JP4492941B2 (ja) * | 2004-06-01 | 2010-06-30 | ルネサスエレクトロニクス株式会社 | 半導体集積回路、半導体集積回路設計方法および半導体集積回路設計システム |
| JP4692805B2 (ja) * | 2004-06-30 | 2011-06-01 | Tdk株式会社 | 磁気検出素子およびその形成方法 |
| US7787289B2 (en) * | 2007-12-03 | 2010-08-31 | Magsil Corporation | MRAM design with local write conductors of reduced cross-sectional area |
| EP2722902B1 (en) * | 2012-10-22 | 2016-11-30 | Crocus Technology S.A. | Self-referenced MRAM element and device having improved magnetic field |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CH412010A (de) * | 1963-09-27 | 1966-04-30 | Ibm | Magnetschichtspeicher |
| JPH033255A (ja) * | 1989-05-31 | 1991-01-09 | Toshiba Corp | 半導体集積回路装置 |
| JPH03192759A (ja) * | 1989-12-21 | 1991-08-22 | Fujitsu Ltd | 半導体装置 |
| JPH07263631A (ja) * | 1994-03-17 | 1995-10-13 | Fujitsu Ltd | 半導体集積回路装置の配線構造 |
| US6256222B1 (en) * | 1994-05-02 | 2001-07-03 | Matsushita Electric Industrial Co., Ltd. | Magnetoresistance effect device, and magnetoresistaance effect type head, memory device, and amplifying device using the same |
| US5946228A (en) * | 1998-02-10 | 1999-08-31 | International Business Machines Corporation | Limiting magnetic writing fields to a preferred portion of a changeable magnetic region in magnetic devices |
| JP3891540B2 (ja) * | 1999-10-25 | 2007-03-14 | キヤノン株式会社 | 磁気抵抗効果メモリ、磁気抵抗効果メモリに記録される情報の記録再生方法、およびmram |
| US20020055190A1 (en) * | 2000-01-27 | 2002-05-09 | Anthony Thomas C. | Magnetic memory with structures that prevent disruptions to magnetization in sense layer |
| JP3593652B2 (ja) * | 2000-03-03 | 2004-11-24 | 富士通株式会社 | 磁気ランダムアクセスメモリ装置 |
| US6331944B1 (en) * | 2000-04-13 | 2001-12-18 | International Business Machines Corporation | Magnetic random access memory using a series tunnel element select mechanism |
| US6236590B1 (en) | 2000-07-21 | 2001-05-22 | Hewlett-Packard Company | Optimal write conductors layout for improved performance in MRAM |
| JP4020573B2 (ja) * | 2000-07-27 | 2007-12-12 | 富士通株式会社 | 磁性メモリデバイス、および磁性メモリデバイスにおけるデータ読み出し方法 |
| US6331943B1 (en) * | 2000-08-28 | 2001-12-18 | Motorola, Inc. | MTJ MRAM series-parallel architecture |
| US6504221B1 (en) * | 2001-09-25 | 2003-01-07 | Hewlett-Packard Company | Magneto-resistive device including soft reference layer having embedded conductors |
| US6498747B1 (en) * | 2002-02-08 | 2002-12-24 | Infineon Technologies Ag | Magnetoresistive random access memory (MRAM) cross-point array with reduced parasitic effects |
-
2002
- 2002-04-25 US US10/132,998 patent/US6597049B1/en not_active Expired - Lifetime
- 2002-12-23 TW TW091137056A patent/TW200305879A/zh unknown
-
2003
- 2003-04-22 JP JP2003116650A patent/JP4601913B2/ja not_active Expired - Fee Related
- 2003-04-22 EP EP03252507A patent/EP1359589A3/en not_active Withdrawn
- 2003-04-24 KR KR1020030025986A patent/KR101010320B1/ko not_active Expired - Fee Related
- 2003-04-25 CN CN03122470A patent/CN1453791A/zh active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2004006833A5 (enExample) | ||
| JP2003179215A5 (enExample) | ||
| US5838608A (en) | Multi-layer magnetic random access memory and method for fabricating thereof | |
| WO2003094170A3 (en) | Layout for thermally selected cross-point mram cell | |
| US6862212B2 (en) | Multi-bit magnetic memory cells | |
| TW574687B (en) | Magnetoresistance random access memory for improved scalability | |
| JP2002319663A5 (enExample) | ||
| JP2003060165A5 (enExample) | ||
| KR100954507B1 (ko) | 자기저항 효과 소자 및 자기 메모리 장치 | |
| US20110211387A1 (en) | Scalable nonvolatile memory | |
| US7936596B2 (en) | Magnetic tunnel junction cell including multiple magnetic domains | |
| EP1801857A3 (en) | Multi-bit non-volatile memory devices and methods of fabricating the same | |
| JP2003273334A5 (enExample) | ||
| JP2004006752A5 (enExample) | ||
| JP2003124446A5 (enExample) | ||
| WO2009120487A1 (en) | Magnetic tunnel junction cell including multiple vertical magnetic domains | |
| US20050167657A1 (en) | Multi-bit magnetic memory cells | |
| JP2014116605A (ja) | 自己整流型rramセル構造およびそのクロスバーアレイ構造 | |
| KR20140120920A (ko) | 멀티-비트 자기 터널 접합 메모리 및 이를 형성하는 방법 | |
| JP4601913B2 (ja) | 磁気メモリのための導体構造 | |
| JP2004006844A5 (enExample) | ||
| KR20100069534A (ko) | 다치화 구조를 갖는 stt-mram 메모리 소자와 그 구동방법 | |
| JP2002151758A5 (enExample) | ||
| KR102663631B1 (ko) | 자기 메모리 장치 | |
| CN113450851A (zh) | 多比特存储单元、模数转换器、设备及方法 |