JP2003514479A - スペクトラム拡散クロッキング・システム用のゼロ遅延バッファ回路及びその方法 - Google Patents

スペクトラム拡散クロッキング・システム用のゼロ遅延バッファ回路及びその方法

Info

Publication number
JP2003514479A
JP2003514479A JP2001537871A JP2001537871A JP2003514479A JP 2003514479 A JP2003514479 A JP 2003514479A JP 2001537871 A JP2001537871 A JP 2001537871A JP 2001537871 A JP2001537871 A JP 2001537871A JP 2003514479 A JP2003514479 A JP 2003514479A
Authority
JP
Japan
Prior art keywords
signal
output
clock signal
delay
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2001537871A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003514479A5 (enExample
Inventor
ジュンベ パク
Original Assignee
ネオマイクロス インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ネオマイクロス インコーポレイテッド filed Critical ネオマイクロス インコーポレイテッド
Publication of JP2003514479A publication Critical patent/JP2003514479A/ja
Publication of JP2003514479A5 publication Critical patent/JP2003514479A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B15/00—Suppression or limitation of noise or interference
    • H04B15/02—Reducing interference from electric apparatus by means located at or near the interfering apparatus
    • H04B15/04—Reducing interference from electric apparatus by means located at or near the interfering apparatus the interference being caused by substantially sinusoidal oscillations, e.g. in a receiver or in a tape-recorder
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2215/00—Reducing interference at the transmission system level
    • H04B2215/064—Reduction of clock or synthesizer reference frequency harmonics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2215/00—Reducing interference at the transmission system level
    • H04B2215/064—Reduction of clock or synthesizer reference frequency harmonics
    • H04B2215/067—Reduction of clock or synthesizer reference frequency harmonics by modulation dispersion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2001537871A 1999-11-18 2000-11-11 スペクトラム拡散クロッキング・システム用のゼロ遅延バッファ回路及びその方法 Withdrawn JP2003514479A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/442,751 1999-11-18
US09/442,751 US6731667B1 (en) 1999-11-18 1999-11-18 Zero-delay buffer circuit for a spread spectrum clock system and method therefor
PCT/KR2000/001291 WO2001037428A1 (en) 1999-11-18 2000-11-11 Zero-delay buffer circuit for a spread spectrum clock system and method therefor

Publications (2)

Publication Number Publication Date
JP2003514479A true JP2003514479A (ja) 2003-04-15
JP2003514479A5 JP2003514479A5 (enExample) 2006-07-13

Family

ID=23758011

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001537871A Withdrawn JP2003514479A (ja) 1999-11-18 2000-11-11 スペクトラム拡散クロッキング・システム用のゼロ遅延バッファ回路及びその方法

Country Status (6)

Country Link
US (2) US6731667B1 (enExample)
EP (1) EP1238461A1 (enExample)
JP (1) JP2003514479A (enExample)
KR (1) KR100380968B1 (enExample)
CN (1) CN1415137A (enExample)
WO (1) WO2001037428A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005318507A (ja) * 2004-04-30 2005-11-10 Hynix Semiconductor Inc 遅延固定ループ回路
JP2011517160A (ja) * 2008-03-03 2011-05-26 クゥアルコム・インコーポレイテッド 高速時間ディジタル・コンバータ

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6847640B1 (en) * 2000-12-22 2005-01-25 Nortel Networks Limited High speed physical circuits of memory interface
GB2397989B (en) * 2001-11-02 2004-12-15 Toshiba Res Europ Ltd Receiver processing system
US6982707B2 (en) 2002-03-14 2006-01-03 Genesis Microchip Inc. Method and apparatus utilizing direct digital synthesizer and spread spectrum techniques for reducing EMI in digital display devices
US7236551B2 (en) * 2002-09-27 2007-06-26 Nxp B.V. Linear half-rate phase detector for clock recovery and method therefor
KR100926684B1 (ko) 2002-11-15 2009-11-17 삼성전자주식회사 스프레드 스펙트럼 클럭 발생기
TW589831B (en) * 2002-12-05 2004-06-01 Via Tech Inc Multi-port network interface circuit and related method for triggering transmission signals of multiple ports with clocks of different phases
US7187705B1 (en) 2002-12-23 2007-03-06 Cypress Semiconductor Corporation Analog spread spectrum signal generation circuit
US6975148B2 (en) * 2002-12-24 2005-12-13 Fujitsu Limited Spread spectrum clock generation circuit, jitter generation circuit and semiconductor device
KR100532415B1 (ko) * 2003-01-10 2005-12-02 삼성전자주식회사 돌발지터 정보를 차단할 수 있는 동기루프 회로 및 이의돌발지터 정보 차단방법
WO2004075413A1 (en) * 2003-02-24 2004-09-02 Koninklijke Philips Electronics N.V., Timing control circuit for an optical recording apparatus
CN100438599C (zh) * 2003-06-13 2008-11-26 奇景光电股份有限公司 降低电磁波干扰的装置及调整扩频时钟频率的方法
US7477716B2 (en) * 2003-06-25 2009-01-13 Mosaid Technologies, Inc. Start up circuit for delay locked loop
US7233210B2 (en) * 2003-08-26 2007-06-19 Toshiba America Electric Components, Inc. Spread spectrum clock generator
US7236057B2 (en) * 2003-08-26 2007-06-26 Toshiba America Electronic Components, Inc. Spread spectrum clock generator
KR100541548B1 (ko) 2003-09-08 2006-01-11 삼성전자주식회사 대역 확산 클럭 발생회로 및 방법
US6980932B2 (en) * 2003-09-25 2005-12-27 Agilent Technologies, Inc. Digital measurements of spread spectrum clocking
US20050083095A1 (en) * 2003-10-16 2005-04-21 Tsvika Kurts Adaptive input/output buffer and methods thereof
TWI284313B (en) * 2003-10-28 2007-07-21 Via Tech Inc Combined output driver
CN1894854A (zh) * 2003-12-15 2007-01-10 皇家飞利浦电子股份有限公司 用于自动跟踪和/或处理数据,特别是音频、电视和/或视频数据的电路设置和方法
KR100532498B1 (ko) * 2004-01-28 2005-11-30 삼성전자주식회사 오실레이터와 카운터를 이용하는 지연 동기 회로 및 클럭동기 방법
GB0403237D0 (en) * 2004-02-13 2004-03-17 Imec Inter Uni Micro Electr A method for realizing ground bounce reduction in digital circuits adapted according to said method
US7138845B2 (en) * 2004-07-22 2006-11-21 Micron Technology, Inc. Method and apparatus to set a tuning range for an analog delay
KR100603180B1 (ko) * 2004-08-06 2006-07-20 학교법인 포항공과대학교 주파수 트래킹 기법을 이용한 씨모오스 버스트 모드 클럭데이터 복원 회로
CN100444077C (zh) * 2004-10-28 2008-12-17 京瓷美达株式会社 时钟信号控制装置
US7706496B2 (en) * 2005-01-31 2010-04-27 Skyworks Solutions, Inc. Digital phase detector for a phase locked loop
US7190201B2 (en) 2005-02-03 2007-03-13 Mosaid Technologies, Inc. Method and apparatus for initializing a delay locked loop
US7135902B1 (en) * 2005-04-22 2006-11-14 National Semiconductor Corporation Differential signal generator having controlled signal rise and fall times with built-in test circuitry
US7676197B2 (en) * 2005-06-30 2010-03-09 Intel Corporation Signal spectrum steering method, apparatus, and system
KR100763389B1 (ko) * 2005-07-01 2007-10-05 엘지전자 주식회사 플라즈마 디스플레이 패널 및 그 제조방법
KR100813037B1 (ko) * 2005-07-01 2008-03-14 엘지전자 주식회사 플라즈마 디스플레이 패널 및 그 제조방법
US7555085B1 (en) * 2005-08-23 2009-06-30 Sun Microsystems, Inc. CDR algorithms for improved high speed IO performance
GB2429590A (en) * 2005-08-23 2007-02-28 Zarlink Semiconductor Ltd Variable delay circuit
US8327204B2 (en) * 2005-10-27 2012-12-04 Dft Microsystems, Inc. High-speed transceiver tester incorporating jitter injection
US7759926B2 (en) * 2006-02-24 2010-07-20 Lattice Semiconductor Corporation Dynamic phase offset measurement
US7681091B2 (en) 2006-07-14 2010-03-16 Dft Microsystems, Inc. Signal integrity measurement systems and methods using a predominantly digital time-base generator
US7813297B2 (en) * 2006-07-14 2010-10-12 Dft Microsystems, Inc. High-speed signal testing system having oscilloscope functionality
US7688928B2 (en) * 2006-09-05 2010-03-30 Lsi Corporation Duty cycle counting phase calibration scheme of an input/output (I/O) interface
US7894564B2 (en) * 2006-11-07 2011-02-22 Via Technologies, Inc. Phase modulation method for spread spectrum clock generator
KR100852180B1 (ko) * 2006-11-24 2008-08-13 삼성전자주식회사 타임투디지털컨버터
KR100834398B1 (ko) * 2007-01-10 2008-06-04 주식회사 하이닉스반도체 반도체 메모리 장치 및 그의 구동방법
KR100837278B1 (ko) * 2007-02-27 2008-06-11 삼성전자주식회사 클럭 스큐 컨트롤러 및 그것을 포함하는 집적 회로
KR100871640B1 (ko) * 2007-03-30 2008-12-02 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 구동방법
CN101170398B (zh) * 2007-11-30 2010-04-14 北京卫星信息工程研究所 一种基于压控晶体振荡器的大动态范围的快速时钟恢复系统
US8094698B2 (en) * 2008-01-29 2012-01-10 Realtek Semiconductor Corp. Method for generating a spread spectrum clock and apparatus thereof
US7917319B2 (en) * 2008-02-06 2011-03-29 Dft Microsystems Inc. Systems and methods for testing and diagnosing delay faults and for parametric testing in digital circuits
WO2009116296A1 (ja) * 2008-03-21 2009-09-24 パナソニック株式会社 同期制御回路、及び映像表示装置
US7786772B2 (en) * 2008-05-30 2010-08-31 Motorola, Inc. Method and apparatus for reducing spurs in a fractional-N synthesizer
CN101728939B (zh) * 2008-10-16 2012-07-11 通嘉科技股份有限公司 周期讯号产生电路、电源转换系统以及使用该电路的方法
US7893779B2 (en) * 2008-10-29 2011-02-22 Farichild Semiconductor Corporation Modulated supply spread spectrum
JP5590867B2 (ja) * 2008-12-01 2014-09-17 三星電子株式会社 タイム／デジタルコンバーター及びデジタル位相ロックループ
US8218702B2 (en) * 2009-02-18 2012-07-10 Oracle America, Inc. System and method of adapting precursor tap coefficient
US8229020B2 (en) * 2009-03-23 2012-07-24 Oracle America, Inc. Integrated equalization and CDR adaptation engine with single error monitor circuit
JP5213264B2 (ja) * 2009-06-24 2013-06-19 株式会社アドバンテスト Ｐｌｌ回路
US8180006B2 (en) * 2009-08-13 2012-05-15 Himax Technologies Limited Spread-spectrum generator
KR101196706B1 (ko) * 2009-10-29 2012-11-07 에스케이하이닉스 주식회사 지연 고정 루프 회로를 포함하는 반도체 집적 회로
US20120218001A1 (en) * 2009-11-12 2012-08-30 Rambus Inc. Techniques for Phase Detection
US8228106B2 (en) * 2010-01-29 2012-07-24 Intel Mobile Communications GmbH On-chip self calibrating delay monitoring circuitry
US8222966B2 (en) * 2010-09-10 2012-07-17 Intel Corporation System, method and apparatus for an open loop calibrated phase wrapping phase modulator for wideband RF outphasing/polar transmitters
US8913704B2 (en) * 2011-07-01 2014-12-16 Infineon Technologies Ag Method and system for jitter reduction
US9160350B2 (en) * 2011-11-15 2015-10-13 Rambus Inc. Integrated circuit comprising a delay-locked loop
US8664994B1 (en) * 2012-10-10 2014-03-04 Department of Electronics and Information Technology System to generate a predetermined fractional period time delay
TWI483554B (zh) * 2013-06-19 2015-05-01 Univ Nat Taiwan 倍頻延遲鎖定迴路
FR3046856B1 (fr) 2016-01-15 2020-06-05 Continental Automotive France Procedes et dispositifs de comptage d’une duree de service pour un signal d’horloge etale ainsi que de determination ou generation d’une duree reelle de temps
CN106444345B (zh) * 2016-12-19 2019-03-08 深圳大学 时间测量电路、方法和测量设备
US10382025B2 (en) * 2017-04-13 2019-08-13 Texas Instruments Incorporated Circuit for meeting setup and hold times of a control signal with respect to a clock
KR20190057191A (ko) * 2017-11-17 2019-05-28 삼성디스플레이 주식회사 게이트 클록 신호를 변조하는 타이밍 컨트롤러 및 이를 포함하는 표시 장치
KR102528561B1 (ko) * 2018-05-09 2023-05-04 삼성전자주식회사 클락 생성을 위한 장치 및 방법
US11714127B2 (en) 2018-06-12 2023-08-01 International Business Machines Corporation On-chip spread spectrum characterization
US10727845B1 (en) * 2019-06-25 2020-07-28 Silicon Laboratories Inc. Use of a virtual clock in a PLL to maintain a closed loop system
US11283437B2 (en) * 2019-12-17 2022-03-22 Skyworks Solutions, Inc. Measuring pin-to-pin delays between clock routes
CN111256836A (zh) * 2020-03-19 2020-06-09 广州赛恩科学仪器有限公司 一种基于锁相捕捉技术的红外测温实时记录传感系统
KR102832205B1 (ko) * 2020-04-10 2025-07-10 삼성전자주식회사 반도체 장치
US12166485B2 (en) * 2021-09-13 2024-12-10 Rambus Inc. Methods and circuits for slew-rate calibration
US11693446B2 (en) 2021-10-20 2023-07-04 International Business Machines Corporation On-chip spread spectrum synchronization between spread spectrum sources
CN116033539A (zh) * 2022-09-16 2023-04-28 山东浪潮科学研究院有限公司 一种基于epld的基站gnss时钟同步方法及系统

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5544203A (en) 1993-02-17 1996-08-06 Texas Instruments Incorporated Fine resolution digital delay line with coarse and fine adjustment stages
US5488627A (en) 1993-11-29 1996-01-30 Lexmark International, Inc. Spread spectrum clock generator and associated method
US5548249A (en) 1994-05-24 1996-08-20 Matsushita Electric Industrial Co., Ltd. Clock generator and method for generating a clock
US5815016A (en) * 1994-09-02 1998-09-29 Xilinx, Inc. Phase-locked delay loop for clock correction
US6229861B1 (en) 1995-06-07 2001-05-08 Intel Corporation Clock distribution network utilizing local deskewing clock generator circuitry
US5663665A (en) 1995-11-29 1997-09-02 Cypress Semiconductor Corp. Means for control limits for delay locked loop
US5859550A (en) 1995-12-19 1999-01-12 Cisco Technology, Inc. Network switching system including a zero-delay output buffer
US5727037A (en) 1996-01-26 1998-03-10 Silicon Graphics, Inc. System and method to reduce phase offset and phase jitter in phase-locked and delay-locked loops using self-biased circuits
US5661419A (en) 1996-05-23 1997-08-26 Sun Microsystems, Inc. Dynamic phase-frequency detector circuit
US5670869A (en) 1996-05-30 1997-09-23 Sun Microsystems, Inc. Regulated complementary charge pump with imbalanced current regulation and symmetrical input capacitance
US5943382A (en) * 1996-08-21 1999-08-24 Neomagic Corp. Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop
US5771264A (en) * 1996-08-29 1998-06-23 Altera Corporation Digital delay lock loop for clock signal frequency multiplication
US6101197A (en) * 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US6333659B1 (en) * 1998-06-01 2001-12-25 Nec Corporation Clock control method and circuit
US6442188B1 (en) * 1998-07-20 2002-08-27 Intel Corporation Phase locked loop
US6356122B2 (en) * 1998-08-05 2002-03-12 Cypress Semiconductor Corp. Clock synthesizer with programmable input-output phase relationship
JP3430046B2 (ja) * 1998-12-17 2003-07-28 エヌイーシーマイクロシステム株式会社 リング発振器
JP2001007698A (ja) * 1999-06-25 2001-01-12 Mitsubishi Electric Corp データｐｌｌ回路
US6292507B1 (en) * 1999-09-01 2001-09-18 Lexmark International, Inc. Method and apparatus for compensating a spread spectrum clock generator

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005318507A (ja) * 2004-04-30 2005-11-10 Hynix Semiconductor Inc 遅延固定ループ回路
JP2011517160A (ja) * 2008-03-03 2011-05-26 クゥアルコム・インコーポレイテッド 高速時間ディジタル・コンバータ

Also Published As

Publication number Publication date
WO2001037428A1 (en) 2001-05-25
US6731667B1 (en) 2004-05-04
EP1238461A1 (en) 2002-09-11
US20030169086A1 (en) 2003-09-11
CN1415137A (zh) 2003-04-30
KR100380968B1 (ko) 2003-04-21
KR20000053958A (ko) 2000-09-05
US6993109B2 (en) 2006-01-31

Similar Documents

Publication Publication Date Title
JP2003514479A (ja) スペクトラム拡散クロッキング・システム用のゼロ遅延バッファ回路及びその方法
JP3665536B2 (ja) 広帯域遅延ロックループ回路
JP4223119B2 (ja) クロック信号遅延装置
TWI448081B (zh) All-digital clock correction circuit and method thereof
US6879195B2 (en) PLL lock detection circuit using edge detection
JP2002290214A (ja) デューティーサイクル補正回路
KR20120082106A (ko) 디지털 위상 주파수 검출기, 이를 포함하는 디지털 위상 고정 루프 및 디지털 위상 주파수 검출 방법
US8258834B2 (en) Lock detector, method applicable thereto, and phase lock loop applying the same
CN111464180B (zh) 一种具有锁定检测功能的锁相环电路
JP2008219866A (ja) 半導体メモリ装置及びその駆動方法
TW541798B (en) Semiconductor integrated circuit
CN117997337A (zh) 一种自校准和频率可选择双延迟线锁相环电路
JP2000323984A (ja) Ｐｌｌ回路
WO2006044123A1 (en) Reducing metastable-induced errors from a frequency detector that is used in a phase-locked loop
TWI337808B (en) A multiphase dll using 3-edge detector for wide-range operation
US6573698B2 (en) Clock synchronizing method and circuit varying a phase of a synchronous clock in one direction or the other according to a phase difference of the synchronous clock from a reference clock
US6636978B1 (en) Rescheduling data input and output commands for bus synchronization by using digital latency shift detection
US7003064B2 (en) Method and apparatus for periodic phase alignment
KR102675129B1 (ko) 지연 동기 루프 회로 및 이를 포함하는 집적 회로
US6411141B1 (en) PLL circuit
KR100937716B1 (ko) 지연 고정 루프 기반의 주파수 체배 장치 및 방법
CN102237872B (zh) 锁住检测器与其方法，与应用其的锁相回路
Nisar et al. Design of Low Voltage & Power Digital Delay Locked Loop in 65nm CMOS Technology
KR100998259B1 (ko) 다중위상신호 생성기 및 지연 값 제어신호 생성방법
CN120785341A (zh) 锁相环及其锁定检测电路和方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060221

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20060222

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060322

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20060323

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060522

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060522

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080723

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081209

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20090303