JP2003503834A - 半導体メモリチップモジュール - Google Patents

半導体メモリチップモジュール

Info

Publication number
JP2003503834A
JP2003503834A JP2001506553A JP2001506553A JP2003503834A JP 2003503834 A JP2003503834 A JP 2003503834A JP 2001506553 A JP2001506553 A JP 2001506553A JP 2001506553 A JP2001506553 A JP 2001506553A JP 2003503834 A JP2003503834 A JP 2003503834A
Authority
JP
Japan
Prior art keywords
chip
memory
chip module
chips
memory chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001506553A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003503834A5 (https=
Inventor
グラッスル，トーマス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Giesecke and Devrient GmbH
Original Assignee
Giesecke and Devrient GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Giesecke and Devrient GmbH filed Critical Giesecke and Devrient GmbH
Publication of JP2003503834A publication Critical patent/JP2003503834A/ja
Publication of JP2003503834A5 publication Critical patent/JP2003503834A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Credit Cards Or The Like (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
JP2001506553A 1999-06-23 2000-06-19 半導体メモリチップモジュール Pending JP2003503834A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19928733.3 1999-06-23
DE19928733A DE19928733A1 (de) 1999-06-23 1999-06-23 Halbleiterspeicher-Chipmodul
PCT/EP2000/005625 WO2001001418A1 (de) 1999-06-23 2000-06-19 Halbleiterspeicher-chipmodul

Publications (2)

Publication Number Publication Date
JP2003503834A true JP2003503834A (ja) 2003-01-28
JP2003503834A5 JP2003503834A5 (https=) 2007-08-09

Family

ID=7912247

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001506553A Pending JP2003503834A (ja) 1999-06-23 2000-06-19 半導体メモリチップモジュール

Country Status (12)

Country Link
US (1) US6721196B1 (https=)
EP (1) EP1198797B1 (https=)
JP (1) JP2003503834A (https=)
KR (1) KR100708597B1 (https=)
CN (1) CN1203486C (https=)
AT (1) ATE239296T1 (https=)
AU (1) AU5683500A (https=)
BR (1) BR0011868A (https=)
CA (1) CA2377175C (https=)
DE (2) DE19928733A1 (https=)
ES (1) ES2193968T3 (https=)
WO (1) WO2001001418A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9773527B2 (en) 2014-09-12 2017-09-26 Toshiba Memory Corporation Semiconductor device

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10139414A1 (de) * 2001-08-17 2003-02-27 Giesecke & Devrient Gmbh Halbleiterschaltungsanordnung mit biometrischem Sensor und Auswerteeinheit
KR100528464B1 (ko) * 2003-02-06 2005-11-15 삼성전자주식회사 스마트카드의 보안장치
DE10317147A1 (de) * 2003-04-14 2004-10-28 Nec Electronics (Europe) Gmbh Sicheres Speichersystem mit Flash-Speichern und Cache-Speicher
KR100689589B1 (ko) * 2004-12-30 2007-03-02 매그나칩 반도체 유한회사 반도체 소자 및 그 제조 방법
US7581678B2 (en) 2005-02-22 2009-09-01 Tyfone, Inc. Electronic transaction card
US7557597B2 (en) * 2005-06-03 2009-07-07 International Business Machines Corporation Stacked chip security
US7991158B2 (en) * 2006-12-13 2011-08-02 Tyfone, Inc. Secure messaging
US20080244208A1 (en) * 2007-03-30 2008-10-02 Narendra Siva G Memory card hidden command protocol
US9741027B2 (en) * 2007-12-14 2017-08-22 Tyfone, Inc. Memory card based contactless devices
US8451122B2 (en) 2008-08-08 2013-05-28 Tyfone, Inc. Smartcard performance enhancement circuits and systems
US7961101B2 (en) 2008-08-08 2011-06-14 Tyfone, Inc. Small RFID card with integrated inductive element
US12147863B2 (en) 2008-08-08 2024-11-19 Icashe, Inc. Method and apparatus for transmitting data via NFC for mobile applications including mobile payments and ticketing
US20100033310A1 (en) * 2008-08-08 2010-02-11 Narendra Siva G Power negotation for small rfid card
EP2401708A4 (en) * 2009-02-24 2012-08-15 Tyfone Inc CONTACTLESS DEVICE WITH MINIATURIZED ANTENNA
CN103633092B (zh) * 2012-08-22 2016-02-03 成都海存艾匹科技有限公司 存储、模拟和数字功能分离的三维存储器
US20190244666A1 (en) * 2018-02-04 2019-08-08 Fu-Chang Hsu Methods and apparatus for memory cells that combine static ram and non volatile memory

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH027184A (ja) * 1988-02-08 1990-01-11 Pitney Bowes Inc フォールト・トーレラント・スマート・カード
JPH04163798A (ja) * 1990-10-29 1992-06-09 Nec Corp 半導体記憶集積回路
JPH04356956A (ja) * 1991-06-03 1992-12-10 Sharp Corp 半導体装置及びその製造方法
JPH10223833A (ja) * 1996-12-02 1998-08-21 Toshiba Corp マルチチップ半導体装置、ならびにマルチチップ半導体装置用チップおよびその形成方法
WO1998045130A1 (en) * 1997-04-04 1998-10-15 Leedy Glenn J Three dimensional structure memory

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH025455A (ja) 1988-06-24 1990-01-10 Hitachi Ltd チップオンチップの半導体装置
JP2760062B2 (ja) * 1989-06-23 1998-05-28 自動車機器株式会社 液圧倍力装置
US5229647A (en) 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
JPH0548000A (ja) * 1991-08-13 1993-02-26 Fujitsu Ltd 半導体装置
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
DE4219031C2 (de) 1992-06-10 1994-11-10 Siemens Ag Multi-Chip-Modul mit Kondensator, der auf dem Träger aus Silizium (monokristalines Substrat) realisiert ist
JP2605968B2 (ja) 1993-04-06 1997-04-30 日本電気株式会社 半導体集積回路およびその形成方法
WO1994024704A1 (en) * 1993-04-12 1994-10-27 Bolger Justin C Area bonding conductive adhesive preforms
US5514907A (en) * 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
DE19511775C1 (de) * 1995-03-30 1996-10-17 Siemens Ag Trägermodul, insb. zum Einbau in einen kartenförmigen Datenträger, mit Schutz gegen die Untersuchung geheimer Bestandteile
EP0811204B1 (de) 1995-07-05 1999-09-22 International Business Machines Corporation Verarbeitung langer nachrichten in einer chipkarte
US5973396A (en) * 1996-02-16 1999-10-26 Micron Technology, Inc. Surface mount IC using silicon vias in an area array format or same size as die array
US6037661A (en) * 1996-12-20 2000-03-14 International Business Machines Multichip module
KR100328062B1 (ko) * 1997-12-13 2002-06-29 이구택 일산화탄소농도에따른극저탄소강의정련방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH027184A (ja) * 1988-02-08 1990-01-11 Pitney Bowes Inc フォールト・トーレラント・スマート・カード
JPH04163798A (ja) * 1990-10-29 1992-06-09 Nec Corp 半導体記憶集積回路
JPH04356956A (ja) * 1991-06-03 1992-12-10 Sharp Corp 半導体装置及びその製造方法
JPH10223833A (ja) * 1996-12-02 1998-08-21 Toshiba Corp マルチチップ半導体装置、ならびにマルチチップ半導体装置用チップおよびその形成方法
WO1998045130A1 (en) * 1997-04-04 1998-10-15 Leedy Glenn J Three dimensional structure memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9773527B2 (en) 2014-09-12 2017-09-26 Toshiba Memory Corporation Semiconductor device

Also Published As

Publication number Publication date
KR20020021137A (ko) 2002-03-18
ES2193968T3 (es) 2003-11-16
CA2377175C (en) 2007-01-09
CN1203486C (zh) 2005-05-25
EP1198797B1 (de) 2003-05-02
AU5683500A (en) 2001-01-31
ATE239296T1 (de) 2003-05-15
US6721196B1 (en) 2004-04-13
DE19928733A1 (de) 2001-01-04
EP1198797A1 (de) 2002-04-24
DE50001991D1 (de) 2003-06-05
WO2001001418A1 (de) 2001-01-04
BR0011868A (pt) 2002-04-09
CN1358315A (zh) 2002-07-10
KR100708597B1 (ko) 2007-08-10
CA2377175A1 (en) 2001-01-04

Similar Documents

Publication Publication Date Title
JP2003503834A (ja) 半導体メモリチップモジュール
US20010045645A1 (en) Multichip semiconductor device and memory card
US9455217B2 (en) Semiconductor package including multiple chips and separate groups of leads
JP3980807B2 (ja) 半導体装置及び半導体モジュール
US7126196B2 (en) Self-testing printed circuit board comprising electrically programmable three-dimensional memory
US6791175B2 (en) Stacked type semiconductor device
US20240134573A1 (en) Three-dimensional memory device and method for enhanced page register reset
JP2001250908A (ja) 半導体装置
WO2014110686A1 (en) Reclaimable semiconductor device package and associated systems and methods
US6388312B2 (en) Repairable multi-chip package
US6242285B1 (en) Stacked package of semiconductor package units via direct connection between leads and stacking method therefor
WO2006080908A1 (en) A single chip having a magnetoresistive memory
JP2001189082A (ja) 半導体記憶装置
US20150162338A1 (en) Methods of Forming Sidewall Gates
US20250046740A1 (en) Semiconductor chip structure
US7901957B2 (en) Disguising test pads in a semiconductor package
US20070183229A1 (en) Multi chip package and related method
JP2026502906A (ja) Ｄｒａｍプロセスにおけるプログラム可能ハイブリッドメモリ及び容量性デバイス
TWI858235B (zh) 半導體記憶裝置
US6002609A (en) Semiconductor device having a security circuit for preventing illegal access
JP2000123141A (ja) メモリカード
US20240304576A1 (en) Semiconductor device
US20250166715A1 (en) Memory device, memory system, and operating method of memory device
US20240268133A1 (en) Memory device and memory system including the same
US12493548B2 (en) Memory device reducing i/o signal lines through i/o mapping connection and memory system including the same

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070619

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070619

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100408

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100413

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100914