JP2003234454A5 - - Google Patents

Download PDF

Info

Publication number
JP2003234454A5
JP2003234454A5 JP2002360467A JP2002360467A JP2003234454A5 JP 2003234454 A5 JP2003234454 A5 JP 2003234454A5 JP 2002360467 A JP2002360467 A JP 2002360467A JP 2002360467 A JP2002360467 A JP 2002360467A JP 2003234454 A5 JP2003234454 A5 JP 2003234454A5
Authority
JP
Japan
Prior art keywords
layer
ferromagnetic
magnetic
data storage
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002360467A
Other languages
English (en)
Other versions
JP2003234454A (ja
Filing date
Publication date
Priority claimed from US10/029,694 external-priority patent/US6750491B2/en
Application filed filed Critical
Publication of JP2003234454A publication Critical patent/JP2003234454A/ja
Publication of JP2003234454A5 publication Critical patent/JP2003234454A5/ja
Withdrawn legal-status Critical Current

Links

Claims (26)

  1. 磁気メモリデバイスであって、
    第1と第2の強磁性層であって、それぞれの強磁性層が2つの方向のいずれかに向けられることができる磁化を有し、前記第1の強磁性層が前記第2の強磁性層よりも高い保磁力を有する、第1と第2の強磁性層と、及び
    前記第2の強磁性層とともに閉じた磁束通路を形成するための構造体とを含む、磁気メモリデバイス。
  2. 前記構造体が、強磁性材料で被覆された導体を含み、前記強磁性材料の一部が前記第2の強磁性層と磁気的に導通する、請求項1の磁気メモリデバイス。
  3. 前記導体の1つの表面を除く全ての表面が被覆され、その被覆されていない表面が前記第2の強磁性層と直に接触する、請求項2の磁気メモリデバイス。
  4. 前記強磁性材料の一部が磁気ギャップを画定し、その一部が前記第2の強磁性層と直に接触する、請求項2の磁気メモリデバイス。
  5. 前記第1の層がデータ層であり、前記第2の層が基準層である、請求項1の磁気メモリデバイス。
  6. 前記データ層と前記基準層が、異なる形状、異なる厚み、及び異なる強磁性材料のうち少なくとも1つで作成される、請求項5の磁気メモリデバイス。
  7. 前記強磁性層の間に絶縁性トンネル障壁をさらに含む、請求項1の磁気メモリデバイス。
  8. 前記強磁性層の間に非磁性金属層をさらに含む、請求項1の磁気メモリデバイス。
  9. 請求項1の磁気メモリデバイスで読出し動作を行う方法であって、
    前記第2の層の磁化の向きを第1の方向に設定し、
    前記磁気メモリデバイスの抵抗状態を判定し、
    前記第2の層の磁化の向きを第2の方向に設定し、
    前記磁気メモリデバイスの抵抗状態を判定し、及び
    前記抵抗状態の変化を検査することを含む、方法。
  10. 前記変化が、抵抗状態の移行の方向を判定することにより検査される、請求項9の方法。
  11. 第1と第2の強磁性層を含む磁気トンネル接合と、及び
    前記強磁性層の1つとともに閉じた磁束通路を形成するための手段とを含む、デバイス。
  12. 強磁性層を含む磁気メモリデバイスのための構造体であって、
    導体と、及び
    前記導体上にあり、前記強磁性層とともに閉じた磁束通路を形成する、強磁性クラッディングとからなる、構造体。
  13. 前記導体の1つの表面を除く全ての表面が被覆され、その被覆されていない表面が前記強磁性層と直に接触する、請求項12の構造体。
  14. 前記強磁性クラッディングの一部が磁気ギャップを画定し、その一部が前記強磁性層と直に接触する、請求項12の構造体。
  15. 前記強磁性層が基準層であり、それにより前記強磁性クラッディングが前記磁気メモリデバイスの基準層とともに閉じた磁束通路を形成する、請求項12の構造体。
  16. データ記憶デバイスであって、
    磁気メモリセルのアレイであって、各メモリセルがデータ強磁性層と基準強磁性層とを含む、磁気メモリセルのアレイと、
    第1の方向に延在する複数の第1のトレースであって、それぞれの第1のトレースが一群のデータ層と接触する、複数の第1のトレースと、及び
    第2の方向に延在する複数の構造体であって、それぞれの構造体が一群の基準層とともに閉じた磁束通路を形成する、複数の構造体とを含む、データ記憶デバイス。
  17. 前記強磁性層が、書込み動作中に第1の向きと第2の向きとの間で切り替えられることができる磁化を有し、読出し動作中に、前記基準層のみが前記第1の向きと前記第2の向きとの間で切り替えることができる、請求項16のデータ記憶デバイス。
  18. 前記第1の方向が、前記第2の方向と概ね直交する、請求項16のデータ記憶デバイス。
  19. 選択されたメモリセルの前記基準層の磁化の向きを第1の向きに設定し、前記選択されたメモリセルの抵抗状態を判定し、前記選択されたメモリセルの前記基準層の磁化の向きを第2の向きに設定し、前記選択されたメモリセルの抵抗状態を判定し、前記選択されたメモリセルの抵抗状態の変化を検査するための回路をさらに含む、請求項16のデータ記憶デバイス。
  20. 前記回路が、前記抵抗状態の移行の方向を判定することにより、前記変化を検査する、請求項19のデータ記憶デバイス。
  21. 前記回路が、前記選択されたメモリセルと交差する構造体に電位をかけ、前記選択されたメモリセルと交差しない構造体とトレースとのサブセットに等しい電位を供給することにより、前記選択されたメモリセルの前記抵抗状態を判定する、請求項19のデータ記憶デバイス。
  22. それぞれの構造体が、強磁性材料で被覆された導体を含み、前記強磁性材料の一部が、一群の基準層と磁気的に導通する、請求項16のデータ記憶デバイス。
  23. 各導体の1つの表面を除く全ての表面が被覆され、各導体の被覆されていない表面が一群の基準層と直に接触する、請求項22のデータ記憶デバイス。
  24. 前記強磁性材料の一部が各導体上で磁気ギャップを画定し、その一部が、一群の基準層と直に接触する、請求項22のデータ記憶デバイス。
  25. 誘電体層が、少なくとも1つの構造体をその対応する一群の基準層から電気的に絶縁し、導電性で、磁気的に非伝導性のセグメントが前記基準層の間に延在する、請求項22のデータ記憶デバイス。
  26. 請求項16のデータ記憶デバイスの選択されたメモリセルを読出す方法であって、
    間隔をおいた第1と第2のパルスを前記選択されたメモリセルに印加するステップであって、前記第1と第2のパルスが反対の極性を有する、ステップと、及び
    前記選択されたメモリセルの抵抗状態の移行を検査するステップとを含む、方法。
JP2002360467A 2001-12-20 2002-12-12 磁気的に軟らかい基準層を有する磁気メモリデバイス Withdrawn JP2003234454A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/029694 2001-12-20
US10/029,694 US6750491B2 (en) 2001-12-20 2001-12-20 Magnetic memory device having soft reference layer

Publications (2)

Publication Number Publication Date
JP2003234454A JP2003234454A (ja) 2003-08-22
JP2003234454A5 true JP2003234454A5 (ja) 2005-05-19

Family

ID=21850373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002360467A Withdrawn JP2003234454A (ja) 2001-12-20 2002-12-12 磁気的に軟らかい基準層を有する磁気メモリデバイス

Country Status (6)

Country Link
US (2) US6750491B2 (ja)
EP (1) EP1321943A3 (ja)
JP (1) JP2003234454A (ja)
KR (1) KR100944952B1 (ja)
CN (1) CN100447892C (ja)
TW (1) TW200301479A (ja)

Families Citing this family (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003091987A (ja) * 2001-09-18 2003-03-28 Sony Corp 磁気メモリ装置及びその記録制御方法
US6885576B2 (en) * 2002-08-13 2005-04-26 Micron Technology, Inc. Closed flux magnetic memory
JP3788964B2 (ja) 2002-09-10 2006-06-21 株式会社東芝 磁気ランダムアクセスメモリ
JP3684225B2 (ja) * 2002-09-30 2005-08-17 株式会社東芝 磁気抵抗効果素子および磁気メモリ
US6980469B2 (en) * 2003-08-19 2005-12-27 New York University High speed low power magnetic devices based on current induced spin-momentum transfer
US8755222B2 (en) 2003-08-19 2014-06-17 New York University Bipolar spin-transfer switching
US7911832B2 (en) 2003-08-19 2011-03-22 New York University High speed low power magnetic devices based on current induced spin-momentum transfer
US6900491B2 (en) * 2003-10-06 2005-05-31 Hewlett-Packard Development Company, L.P. Magnetic memory
US7027320B2 (en) * 2003-10-21 2006-04-11 Hewlett-Packard Development Company, L.P. Soft-reference magnetic memory digitized device and method of operation
US7203129B2 (en) * 2004-02-16 2007-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. Segmented MRAM memory array
DE602006000836T2 (de) * 2005-03-24 2009-05-14 Hitachi, Ltd. Leitungssteuerungsanordnung
KR100684893B1 (ko) * 2005-03-28 2007-02-20 삼성전자주식회사 자기 메모리 장치 및 그 제조방법
US7443639B2 (en) * 2005-04-04 2008-10-28 International Business Machines Corporation Magnetic tunnel junctions including crystalline and amorphous tunnel barrier materials
US7366011B2 (en) * 2005-07-12 2008-04-29 The Regents Of The University Of California Power consumption minimization in magnetic random access memory by using the effect of hole-mediated ferromagnetism
US7457153B1 (en) 2005-11-23 2008-11-25 Samsung Electronics Co., Ltd. Integrated circuit memory devices having magnetic memory cells therein that utilize dual-ferromagnetic data layers
US7391641B2 (en) * 2005-11-23 2008-06-24 Samsung Electronics Co., Ltd. Multi-layered magnetic memory structures
US7773349B2 (en) * 2006-02-10 2010-08-10 Hitachi Global Storage Technologies Netherlands B.V. Tunnel MR head with long stripe height sensor stabilized through the shield
US7630177B2 (en) * 2006-02-14 2009-12-08 Hitachi Global Storage Technologies Netherlands B.V. Tunnel MR head with closed-edge laminated free layer
TWI449040B (zh) 2006-10-06 2014-08-11 Crocus Technology Sa 用於提供內容可定址的磁阻式隨機存取記憶體單元之系統及方法
US20080174936A1 (en) * 2007-01-19 2008-07-24 Western Lights Semiconductor Corp. Apparatus and Method to Store Electrical Energy
US9812184B2 (en) 2007-10-31 2017-11-07 New York University Current induced spin-momentum transfer stack with dual insulating layers
EP2109111B1 (en) 2008-04-07 2011-12-21 Crocus Technology S.A. System and method for writing data to magnetoresistive random access memory cells
US7760542B2 (en) 2008-04-21 2010-07-20 Seagate Technology Llc Spin-torque memory with unidirectional write scheme
EP2124228B1 (en) 2008-05-20 2014-03-05 Crocus Technology Magnetic random access memory with an elliptical junction
US8031519B2 (en) 2008-06-18 2011-10-04 Crocus Technology S.A. Shared line magnetic random access memory cells
US8233319B2 (en) 2008-07-18 2012-07-31 Seagate Technology Llc Unipolar spin-transfer switching memory unit
US7933146B2 (en) 2008-10-08 2011-04-26 Seagate Technology Llc Electronic devices utilizing spin torque transfer to flip magnetic orientation
US7933137B2 (en) 2008-10-08 2011-04-26 Seagate Teachnology Llc Magnetic random access memory (MRAM) utilizing magnetic flip-flop structures
US7940592B2 (en) * 2008-12-02 2011-05-10 Seagate Technology Llc Spin-torque bit cell with unpinned reference layer and unidirectional write current
US20120080725A1 (en) * 2010-09-30 2012-04-05 Seagate Technology Llc Vertical transistor memory array
US9082888B2 (en) 2012-10-17 2015-07-14 New York University Inverted orthogonal spin transfer layer stack
US9082950B2 (en) 2012-10-17 2015-07-14 New York University Increased magnetoresistance in an inverted orthogonal spin transfer layer stack
KR20140137024A (ko) * 2013-05-16 2014-12-02 삼성전자주식회사 불휘발성 메모리 장치 및 그것의 데이터 처리 방법
US8982613B2 (en) 2013-06-17 2015-03-17 New York University Scalable orthogonal spin transfer magnetic random access memory devices with reduced write error rates
JP2015213125A (ja) * 2014-05-02 2015-11-26 日本放送協会 スピン注入磁化反転素子
US9263667B1 (en) 2014-07-25 2016-02-16 Spin Transfer Technologies, Inc. Method for manufacturing MTJ memory device
US9337412B2 (en) 2014-09-22 2016-05-10 Spin Transfer Technologies, Inc. Magnetic tunnel junction structure for MRAM device
US10468590B2 (en) 2015-04-21 2019-11-05 Spin Memory, Inc. High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory
US9728712B2 (en) 2015-04-21 2017-08-08 Spin Transfer Technologies, Inc. Spin transfer torque structure for MRAM devices having a spin current injection capping layer
US9853206B2 (en) 2015-06-16 2017-12-26 Spin Transfer Technologies, Inc. Precessional spin current structure for MRAM
US9773974B2 (en) 2015-07-30 2017-09-26 Spin Transfer Technologies, Inc. Polishing stop layer(s) for processing arrays of semiconductor elements
US9813049B2 (en) 2015-08-12 2017-11-07 Qualcomm Incorporated Comparator including a magnetic tunnel junction (MTJ) device and a transistor
US10163479B2 (en) 2015-08-14 2018-12-25 Spin Transfer Technologies, Inc. Method and apparatus for bipolar memory write-verify
US10157656B2 (en) * 2015-08-25 2018-12-18 Western Digital Technologies, Inc. Implementing enhanced magnetic memory cell
US9741926B1 (en) 2016-01-28 2017-08-22 Spin Transfer Technologies, Inc. Memory cell having magnetic tunnel junction and thermal stability enhancement layer
US10437491B2 (en) 2016-09-27 2019-10-08 Spin Memory, Inc. Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register
US10991410B2 (en) 2016-09-27 2021-04-27 Spin Memory, Inc. Bi-polar write scheme
US11119910B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
US11151042B2 (en) 2016-09-27 2021-10-19 Integrated Silicon Solution, (Cayman) Inc. Error cache segmentation for power reduction
US10437723B2 (en) 2016-09-27 2019-10-08 Spin Memory, Inc. Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device
US11119936B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Error cache system with coarse and fine segments for power optimization
US10366774B2 (en) 2016-09-27 2019-07-30 Spin Memory, Inc. Device with dynamic redundancy registers
US10460781B2 (en) 2016-09-27 2019-10-29 Spin Memory, Inc. Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank
US10446210B2 (en) 2016-09-27 2019-10-15 Spin Memory, Inc. Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers
US10546625B2 (en) 2016-09-27 2020-01-28 Spin Memory, Inc. Method of optimizing write voltage based on error buffer occupancy
US10360964B2 (en) 2016-09-27 2019-07-23 Spin Memory, Inc. Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device
US10818331B2 (en) 2016-09-27 2020-10-27 Spin Memory, Inc. Multi-chip module for MRAM devices with levels of dynamic redundancy registers
US10628316B2 (en) 2016-09-27 2020-04-21 Spin Memory, Inc. Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register
US10665777B2 (en) 2017-02-28 2020-05-26 Spin Memory, Inc. Precessional spin current structure with non-magnetic insertion layer for MRAM
US10672976B2 (en) 2017-02-28 2020-06-02 Spin Memory, Inc. Precessional spin current structure with high in-plane magnetization for MRAM
US10032978B1 (en) 2017-06-27 2018-07-24 Spin Transfer Technologies, Inc. MRAM with reduced stray magnetic fields
US10481976B2 (en) 2017-10-24 2019-11-19 Spin Memory, Inc. Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers
US10529439B2 (en) 2017-10-24 2020-01-07 Spin Memory, Inc. On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects
US10656994B2 (en) 2017-10-24 2020-05-19 Spin Memory, Inc. Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques
US10489245B2 (en) 2017-10-24 2019-11-26 Spin Memory, Inc. Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them
US10679685B2 (en) 2017-12-27 2020-06-09 Spin Memory, Inc. Shared bit line array architecture for magnetoresistive memory
US10424726B2 (en) 2017-12-28 2019-09-24 Spin Memory, Inc. Process for improving photoresist pillar adhesion during MRAM fabrication
US10360962B1 (en) 2017-12-28 2019-07-23 Spin Memory, Inc. Memory array with individually trimmable sense amplifiers
US10395712B2 (en) 2017-12-28 2019-08-27 Spin Memory, Inc. Memory array with horizontal source line and sacrificial bitline per virtual source
US10395711B2 (en) 2017-12-28 2019-08-27 Spin Memory, Inc. Perpendicular source and bit lines for an MRAM array
US10811594B2 (en) 2017-12-28 2020-10-20 Spin Memory, Inc. Process for hard mask development for MRAM pillar formation using photolithography
US10891997B2 (en) 2017-12-28 2021-01-12 Spin Memory, Inc. Memory array with horizontal source line and a virtual source line
US10516094B2 (en) 2017-12-28 2019-12-24 Spin Memory, Inc. Process for creating dense pillars using multiple exposures for MRAM fabrication
US10270027B1 (en) 2017-12-29 2019-04-23 Spin Memory, Inc. Self-generating AC current assist in orthogonal STT-MRAM
US10886330B2 (en) 2017-12-29 2021-01-05 Spin Memory, Inc. Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch
US10840439B2 (en) 2017-12-29 2020-11-17 Spin Memory, Inc. Magnetic tunnel junction (MTJ) fabrication methods and systems
US10546624B2 (en) 2017-12-29 2020-01-28 Spin Memory, Inc. Multi-port random access memory
US10840436B2 (en) 2017-12-29 2020-11-17 Spin Memory, Inc. Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture
US10236047B1 (en) 2017-12-29 2019-03-19 Spin Memory, Inc. Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM
US10360961B1 (en) 2017-12-29 2019-07-23 Spin Memory, Inc. AC current pre-charge write-assist in orthogonal STT-MRAM
US10236048B1 (en) 2017-12-29 2019-03-19 Spin Memory, Inc. AC current write-assist in orthogonal STT-MRAM
US10784439B2 (en) 2017-12-29 2020-09-22 Spin Memory, Inc. Precessional spin current magnetic tunnel junction devices and methods of manufacture
US10424723B2 (en) 2017-12-29 2019-09-24 Spin Memory, Inc. Magnetic tunnel junction devices including an optimization layer
US10199083B1 (en) 2017-12-29 2019-02-05 Spin Transfer Technologies, Inc. Three-terminal MRAM with ac write-assist for low read disturb
US10367139B2 (en) 2017-12-29 2019-07-30 Spin Memory, Inc. Methods of manufacturing magnetic tunnel junction devices
US10229724B1 (en) 2017-12-30 2019-03-12 Spin Memory, Inc. Microwave write-assist in series-interconnected orthogonal STT-MRAM devices
US10339993B1 (en) 2017-12-30 2019-07-02 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching
US10255962B1 (en) 2017-12-30 2019-04-09 Spin Memory, Inc. Microwave write-assist in orthogonal STT-MRAM
US10319900B1 (en) 2017-12-30 2019-06-11 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density
US10236439B1 (en) 2017-12-30 2019-03-19 Spin Memory, Inc. Switching and stability control for perpendicular magnetic tunnel junction device
US10141499B1 (en) 2017-12-30 2018-11-27 Spin Transfer Technologies, Inc. Perpendicular magnetic tunnel junction device with offset precessional spin current layer
US10468588B2 (en) 2018-01-05 2019-11-05 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer
US10438995B2 (en) 2018-01-08 2019-10-08 Spin Memory, Inc. Devices including magnetic tunnel junctions integrated with selectors
US10438996B2 (en) 2018-01-08 2019-10-08 Spin Memory, Inc. Methods of fabricating magnetic tunnel junctions integrated with selectors
US10446744B2 (en) 2018-03-08 2019-10-15 Spin Memory, Inc. Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
US10388861B1 (en) 2018-03-08 2019-08-20 Spin Memory, Inc. Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
US11107974B2 (en) 2018-03-23 2021-08-31 Spin Memory, Inc. Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer
US11107978B2 (en) 2018-03-23 2021-08-31 Spin Memory, Inc. Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
US10784437B2 (en) 2018-03-23 2020-09-22 Spin Memory, Inc. Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
US20190296228A1 (en) 2018-03-23 2019-09-26 Spin Transfer Technologies, Inc. Three-Dimensional Arrays with Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer
US10411185B1 (en) 2018-05-30 2019-09-10 Spin Memory, Inc. Process for creating a high density magnetic tunnel junction array test platform
US10600478B2 (en) 2018-07-06 2020-03-24 Spin Memory, Inc. Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
US10593396B2 (en) 2018-07-06 2020-03-17 Spin Memory, Inc. Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
US10692569B2 (en) 2018-07-06 2020-06-23 Spin Memory, Inc. Read-out techniques for multi-bit cells
US10559338B2 (en) 2018-07-06 2020-02-11 Spin Memory, Inc. Multi-bit cell read-out techniques
US10650875B2 (en) 2018-08-21 2020-05-12 Spin Memory, Inc. System for a wide temperature range nonvolatile memory
JP2020043134A (ja) * 2018-09-06 2020-03-19 キオクシア株式会社 磁気記憶装置
US10699761B2 (en) 2018-09-18 2020-06-30 Spin Memory, Inc. Word line decoder memory architecture
US10971680B2 (en) 2018-10-01 2021-04-06 Spin Memory, Inc. Multi terminal device stack formation methods
US11621293B2 (en) 2018-10-01 2023-04-04 Integrated Silicon Solution, (Cayman) Inc. Multi terminal device stack systems and methods
US10580827B1 (en) 2018-11-16 2020-03-03 Spin Memory, Inc. Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching
US11107979B2 (en) 2018-12-28 2021-08-31 Spin Memory, Inc. Patterned silicide structures and methods of manufacture

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028786A (en) * 1997-04-28 2000-02-22 Canon Kabushiki Kaisha Magnetic memory element having coupled magnetic layers forming closed magnetic circuit
JP3891511B2 (ja) * 1997-06-12 2007-03-14 キヤノン株式会社 磁性薄膜メモリ及びその記録再生方法
US6259644B1 (en) * 1997-11-20 2001-07-10 Hewlett-Packard Co Equipotential sense methods for resistive cross point memory cell arrays
US6130835A (en) * 1997-12-02 2000-10-10 International Business Machines Corporation Voltage biasing for magnetic RAM with magnetic tunnel memory cells
DE19836567C2 (de) * 1998-08-12 2000-12-07 Siemens Ag Speicherzellenanordnung mit Speicherelementen mit magnetoresistivem Effekt und Verfahren zu deren Herstellung
US6519179B2 (en) * 1999-12-10 2003-02-11 Sharp Kabushiki Kaisha Magnetic tunnel junction device, magnetic memory adopting the same, magnetic memory cell and access method of the same
DE10106860A1 (de) * 2000-02-17 2001-08-30 Sharp Kk MTJ-Element und Magnetspeicher unter Verwendung eines solchen
WO2002033713A1 (en) * 2000-10-17 2002-04-25 International Business Machines Corporation Magnetic element, memory device and write head
US6404674B1 (en) * 2001-04-02 2002-06-11 Hewlett Packard Company Intellectual Property Administrator Cladded read-write conductor for a pinned-on-the-fly soft reference layer
US6538920B2 (en) * 2001-04-02 2003-03-25 Manish Sharma Cladded read conductor for a pinned-on-the-fly soft reference layer

Similar Documents

Publication Publication Date Title
JP2003234454A5 (ja)
CN1612262B (zh) 在未构图的连续磁层中存储数据的系统和方法
JP2003188358A5 (ja)
KR20050059044A (ko) 향상된 저장 밀도를 갖는 다중-상태 mram
KR20030053021A (ko) 데이터 저장 장치
US8526215B2 (en) Spatial correlation of reference cells in resistive memory array
JP2010010683A (ja) 情報保存装置及びその動作方法
US7206220B2 (en) MRAM-cell and array-architecture with maximum read-out signal and reduced electromagnetic interference
US20220059756A1 (en) Magnetic memory structure and device
JP2003338610A (ja) マグネティックram
US8519495B2 (en) Single line MRAM
US8659852B2 (en) Write-once magentic junction memory array
US6865107B2 (en) Magnetic memory device
JP2003272374A5 (ja)
US3484756A (en) Coupled film magnetic memory
Pohm et al. High-density very efficient magnetic film memory arrays
US3487385A (en) Ferromagnetic thin film memory device
US20060002183A1 (en) Magnetic memory with structure providing reduced coercivity
US7105879B2 (en) Write line design in MRAM
US7889542B2 (en) Method of addressing digital data
US3493944A (en) Ndro and associative memory
US7821822B2 (en) Read/write elements for a three-dimensional magnetic memory
US3725882A (en) Memory element and configuration