JP2002515177A - 電子デバイスとその製造方法 - Google Patents
電子デバイスとその製造方法Info
- Publication number
- JP2002515177A JP2002515177A JP52363496A JP52363496A JP2002515177A JP 2002515177 A JP2002515177 A JP 2002515177A JP 52363496 A JP52363496 A JP 52363496A JP 52363496 A JP52363496 A JP 52363496A JP 2002515177 A JP2002515177 A JP 2002515177A
- Authority
- JP
- Japan
- Prior art keywords
- electronic device
- layer
- transistors
- cavity
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38064595A | 1995-01-30 | 1995-01-30 | |
US08/380,645 | 1995-01-30 | ||
PCT/US1996/001049 WO1996024161A1 (en) | 1995-01-30 | 1996-01-30 | Electronic device and process for making same |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002515177A true JP2002515177A (ja) | 2002-05-21 |
Family
ID=23501961
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52363496A Pending JP2002515177A (ja) | 1995-01-30 | 1996-01-30 | 電子デバイスとその製造方法 |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2002515177A (ko) |
KR (1) | KR19980701728A (ko) |
WO (1) | WO1996024161A1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7026223B2 (en) * | 2002-03-28 | 2006-04-11 | M/A-Com, Inc | Hermetic electric component package |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1461943A (en) * | 1973-02-21 | 1977-01-19 | Raytheon Co | Semi-conductor devices |
US4104086A (en) * | 1977-08-15 | 1978-08-01 | International Business Machines Corporation | Method for forming isolated regions of silicon utilizing reactive ion etching |
US4506435A (en) * | 1981-07-27 | 1985-03-26 | International Business Machines Corporation | Method for forming recessed isolated regions |
JP2669153B2 (ja) * | 1990-12-19 | 1997-10-27 | 日本電気株式会社 | 半導体装置の製造方法 |
-
1996
- 1996-01-30 JP JP52363496A patent/JP2002515177A/ja active Pending
- 1996-01-30 KR KR1019970705124A patent/KR19980701728A/ko not_active Application Discontinuation
- 1996-01-30 WO PCT/US1996/001049 patent/WO1996024161A1/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
KR19980701728A (ko) | 1998-06-25 |
WO1996024161A1 (en) | 1996-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6610578B2 (en) | Methods of manufacturing bipolar transistors for use at radio frequencies | |
US6365488B1 (en) | Method of manufacturing SOI wafer with buried layer | |
US4285001A (en) | Monolithic distributed resistor-capacitor device and circuit utilizing polycrystalline semiconductor material | |
US6150197A (en) | Method of fabricating heterolithic microwave integrated circuits | |
JPH0140498B2 (ko) | ||
US6414371B1 (en) | Process and structure for 50+ gigahertz transistor | |
JPH11330084A (ja) | バイポ―ラトランジスタ―の製造方法及びその構造 | |
JP3104660B2 (ja) | 半導体装置およびその製造方法 | |
KR100906081B1 (ko) | 반도체 장치 및 그 제조 방법 | |
US6767797B2 (en) | Method of fabricating complementary self-aligned bipolar transistors | |
US6262442B1 (en) | Zener diode and RC network combination semiconductor device for use in integrated circuits | |
JPH07176620A (ja) | 半導体装置 | |
JP2002237541A (ja) | SiGeBiCMOS集積化技法によるポリシリコン−ポリシリコン間キャパシタの形成方法 | |
JP2002515177A (ja) | 電子デバイスとその製造方法 | |
JP2002508889A (ja) | バイポーラ・パワー・トランジスタおよび製造方法 | |
JPH098053A (ja) | 半導体装置及びその製造方法 | |
US6528383B1 (en) | Simultaneous formation of deep trench capacitor and resistor | |
JP2936615B2 (ja) | 半導体装置の製造方法 | |
JPH01220856A (ja) | 半導体装置 | |
TWI223841B (en) | BiCMOS process utilizing emitter poly-silicon etching mask for contact implantation | |
JP2826405B2 (ja) | 半導体装置 | |
JP4162412B2 (ja) | 光半導体集積回路装置 | |
JPH01133354A (ja) | 半導体集積回路及びその製造方法 | |
JP3475107B2 (ja) | 半導体装置の製造方法 | |
JP2003258216A (ja) | 光半導体集積回路装置の製造方法 |