JP2002217881A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002217881A5 JP2002217881A5 JP2001353920A JP2001353920A JP2002217881A5 JP 2002217881 A5 JP2002217881 A5 JP 2002217881A5 JP 2001353920 A JP2001353920 A JP 2001353920A JP 2001353920 A JP2001353920 A JP 2001353920A JP 2002217881 A5 JP2002217881 A5 JP 2002217881A5
- Authority
- JP
- Japan
- Prior art keywords
- pll
- clock
- circuit
- signal
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000011084 recovery Methods 0.000 claims 13
- 238000000034 method Methods 0.000 claims 4
- 230000007704 transition Effects 0.000 claims 4
- 230000005540 biological transmission Effects 0.000 claims 2
- 229920000729 poly(L-lysine) polymer Polymers 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/716977 | 2000-11-20 | ||
| US09/716,977 US7010077B1 (en) | 2000-11-20 | 2000-11-20 | Gated clock recovery circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002217881A JP2002217881A (ja) | 2002-08-02 |
| JP2002217881A5 true JP2002217881A5 (https=) | 2004-11-25 |
Family
ID=24880209
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001353920A Pending JP2002217881A (ja) | 2000-11-20 | 2001-11-20 | ゲーテッドクロック回復回路 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7010077B1 (https=) |
| EP (1) | EP1207623B1 (https=) |
| JP (1) | JP2002217881A (https=) |
| KR (1) | KR100852570B1 (https=) |
| TW (1) | TW532017B (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6920540B2 (en) | 2001-10-22 | 2005-07-19 | Rambus Inc. | Timing calibration apparatus and method for a memory device signaling system |
| KR100603180B1 (ko) * | 2004-08-06 | 2006-07-20 | 학교법인 포항공과대학교 | 주파수 트래킹 기법을 이용한 씨모오스 버스트 모드 클럭데이터 복원 회로 |
| US7102403B2 (en) * | 2005-02-03 | 2006-09-05 | Mediatek Incorporation | Clock recovering circuit utilizing a delay locked loop for generating an output clock locked to an analog input signal and related method thereof |
| US9025713B2 (en) * | 2013-10-04 | 2015-05-05 | M31 Technology Corporation | Method for portable device processing data based on clock extracted from data from host |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5157355A (en) * | 1988-09-13 | 1992-10-20 | Canon Kabushiki Kaisha | Phase-locked loop device having stability over wide frequency range |
| US5072195A (en) * | 1990-04-05 | 1991-12-10 | Gazelle Microcircuits, Inc. | Phase-locked loop with clamped voltage-controlled oscillator |
| US5319680A (en) | 1991-09-03 | 1994-06-07 | The Whitaker Corporation | Phase locked loop synchronization system for use in data communications |
| US5237290A (en) | 1992-05-08 | 1993-08-17 | At&T Bell Laboratories | Method and apparatus for clock recovery |
| US5329251A (en) * | 1993-04-28 | 1994-07-12 | National Semiconductor Corporation | Multiple biasing phase-lock-loops controlling center frequency of phase-lock-loop clock recovery circuit |
| FR2713034B1 (fr) * | 1993-11-23 | 1996-01-26 | Matra Mhs | Circuit de récupération d'horloge à oscillateurs appariés. |
| KR950011625B1 (ko) | 1993-12-14 | 1995-10-06 | 재단법인한국전자통신연구소 | 데이타 및 클럭 복원회로 |
| US5463351A (en) * | 1994-09-29 | 1995-10-31 | Motorola, Inc. | Nested digital phase lock loop |
| US5675620A (en) * | 1994-10-26 | 1997-10-07 | At&T Global Information Solutions Company | High-frequency phase locked loop circuit |
| JPH08186490A (ja) | 1994-11-04 | 1996-07-16 | Fujitsu Ltd | 位相同期回路及びデータ再生装置 |
| US5757872A (en) | 1994-11-30 | 1998-05-26 | Lucent Technologies Inc. | Clock recovery circuit |
| US5610558A (en) * | 1995-11-03 | 1997-03-11 | Motorola, Inc. | Controlled tracking of oscillators in a circuit with multiple frequency sensitive elements |
| US6215835B1 (en) * | 1997-08-22 | 2001-04-10 | Lsi Logic Corporation | Dual-loop clock and data recovery for serial data communication |
| US5952892A (en) | 1997-09-29 | 1999-09-14 | Lsi Logic Corporation | Low-gain, low-jitter voltage controlled oscillator circuit |
| KR100669403B1 (ko) * | 2000-05-04 | 2007-01-15 | 삼성전자주식회사 | 브이에스비/큐에이엠 공용 수신기 및 수신방법 |
-
2000
- 2000-11-20 US US09/716,977 patent/US7010077B1/en not_active Expired - Fee Related
-
2001
- 2001-10-18 TW TW090125775A patent/TW532017B/zh not_active IP Right Cessation
- 2001-11-19 KR KR1020010071737A patent/KR100852570B1/ko not_active Expired - Fee Related
- 2001-11-20 EP EP01309756A patent/EP1207623B1/en not_active Expired - Lifetime
- 2001-11-20 JP JP2001353920A patent/JP2002217881A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4158465B2 (ja) | クロック再生装置、および、クロック再生装置を用いた電子機器 | |
| JPH08510366A (ja) | 多重位相ロックループのクロック回復回路 | |
| JP3121583B2 (ja) | クロック用の信号供給回路 | |
| JP2006518151A5 (https=) | ||
| US11784650B2 (en) | Calibration method, calibration device and multi-phase clock circuit | |
| JP5490699B2 (ja) | 信号追跡を行う信号生成器 | |
| JPH04507333A (ja) | 位相検波器 | |
| US6028462A (en) | Tunable delay for very high speed | |
| JP2002217881A5 (https=) | ||
| JP4071464B2 (ja) | 音声クロック復元装置及び音声クロック復元方法 | |
| WO2005083887A1 (ja) | Pll回路 | |
| US7010077B1 (en) | Gated clock recovery circuit | |
| JP3077151B2 (ja) | 周波数合成方式と周波数合成器 | |
| JP3939574B2 (ja) | クロック・データリカバリ回路 | |
| EP1701443B1 (en) | Voltage controlled oscillator with additional phase control | |
| WO2003092177A1 (en) | Radio receiver | |
| JP2000068828A (ja) | 周波数切換装置 | |
| JP2000004121A (ja) | 発振変調回路 | |
| JP2000010652A (ja) | 周波数シンセサイザー | |
| JP2008147788A (ja) | 位相同期回路、同期検波回路および放送受信装置 | |
| JP2008118522A (ja) | Fm受信機 | |
| JP2002100983A (ja) | 位相同期回路 | |
| JPH11234257A (ja) | クロック再生装置 | |
| JPH11205298A (ja) | クロック再生装置 | |
| JPH06152392A (ja) | システムクロック発生器 |