JP2002140895A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JP2002140895A JP2002140895A JP2001198513A JP2001198513A JP2002140895A JP 2002140895 A JP2002140895 A JP 2002140895A JP 2001198513 A JP2001198513 A JP 2001198513A JP 2001198513 A JP2001198513 A JP 2001198513A JP 2002140895 A JP2002140895 A JP 2002140895A
- Authority
- JP
- Japan
- Prior art keywords
- data line
- data lines
- defective
- redundant
- lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001198513A JP2002140895A (ja) | 2000-08-21 | 2001-06-29 | 半導体記憶装置 |
US09/971,697 US6584022B2 (en) | 2000-08-21 | 2001-10-09 | Semiconductor memory device with simultaneous data line selection and shift redundancy selection |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-249463 | 2000-08-21 | ||
JP2000249463 | 2000-08-21 | ||
JP2001198513A JP2002140895A (ja) | 2000-08-21 | 2001-06-29 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2002140895A true JP2002140895A (ja) | 2002-05-17 |
JP2002140895A5 JP2002140895A5 (enrdf_load_stackoverflow) | 2008-07-17 |
Family
ID=26598143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001198513A Pending JP2002140895A (ja) | 2000-08-21 | 2001-06-29 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2002140895A (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006147127A (ja) * | 2004-11-19 | 2006-06-08 | Hynix Semiconductor Inc | データ出力モードを変更可能なメモリ装置 |
JP2006147146A (ja) * | 2006-02-24 | 2006-06-08 | Toshiba Corp | 半導体記憶装置 |
CN1331156C (zh) * | 2002-09-25 | 2007-08-08 | 株式会社东芝 | 半导体存储装置 |
WO2011109413A3 (en) * | 2010-03-03 | 2012-01-05 | Altera Corporation | Repairable io in an integrated circuit |
US9236864B1 (en) | 2012-01-17 | 2016-01-12 | Altera Corporation | Stacked integrated circuit with redundancy in die-to-die interconnects |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11213688A (ja) * | 1998-01-21 | 1999-08-06 | Oki Electric Ind Co Ltd | 半導体記憶装置 |
JPH11250688A (ja) * | 1998-03-03 | 1999-09-17 | Toshiba Corp | 半導体記憶装置 |
JPH11250692A (ja) * | 1998-02-27 | 1999-09-17 | Oki Micro Design:Kk | 冗長回路 |
JP2000100191A (ja) * | 1998-07-23 | 2000-04-07 | Fujitsu Ltd | 半導体記憶装置およびシフト冗長方法 |
JP2000105994A (ja) * | 1998-09-29 | 2000-04-11 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
-
2001
- 2001-06-29 JP JP2001198513A patent/JP2002140895A/ja active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11213688A (ja) * | 1998-01-21 | 1999-08-06 | Oki Electric Ind Co Ltd | 半導体記憶装置 |
JPH11250692A (ja) * | 1998-02-27 | 1999-09-17 | Oki Micro Design:Kk | 冗長回路 |
JPH11250688A (ja) * | 1998-03-03 | 1999-09-17 | Toshiba Corp | 半導体記憶装置 |
JP2000100191A (ja) * | 1998-07-23 | 2000-04-07 | Fujitsu Ltd | 半導体記憶装置およびシフト冗長方法 |
JP2000105994A (ja) * | 1998-09-29 | 2000-04-11 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1331156C (zh) * | 2002-09-25 | 2007-08-08 | 株式会社东芝 | 半导体存储装置 |
JP2006147127A (ja) * | 2004-11-19 | 2006-06-08 | Hynix Semiconductor Inc | データ出力モードを変更可能なメモリ装置 |
JP2006147146A (ja) * | 2006-02-24 | 2006-06-08 | Toshiba Corp | 半導体記憶装置 |
WO2011109413A3 (en) * | 2010-03-03 | 2012-01-05 | Altera Corporation | Repairable io in an integrated circuit |
US8174284B1 (en) | 2010-03-03 | 2012-05-08 | Altera Corporation | Repairable IO in an integrated circuit |
US9236864B1 (en) | 2012-01-17 | 2016-01-12 | Altera Corporation | Stacked integrated circuit with redundancy in die-to-die interconnects |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5073166B2 (ja) | Nandフラッシュメモリ装置及びそのマルチi/oリペア方法 | |
JP4364200B2 (ja) | 半導体集積回路装置 | |
JP2500740B2 (ja) | デュアルポ―トメモリ | |
US6813199B2 (en) | Semiconductor memory device with improved saving rate for defective chips | |
US7451363B2 (en) | Semiconductor integrated circuit including memory macro | |
US20080144397A1 (en) | Pipe latch circult of multi-bit prefetch-type semiconductor memory device with improved structure | |
JP2002269993A (ja) | 半導体記憶装置 | |
JP3206541B2 (ja) | 半導体記憶装置 | |
JP2006147145A (ja) | 半導体メモリ装置の配置方法 | |
US6822912B2 (en) | Semiconductor device | |
JP3361018B2 (ja) | 半導体記憶装置 | |
US7177209B2 (en) | Semiconductor memory device and method of driving the same | |
JPH1092177A (ja) | 半導体記憶装置 | |
US6584022B2 (en) | Semiconductor memory device with simultaneous data line selection and shift redundancy selection | |
JP2002140895A (ja) | 半導体記憶装置 | |
KR100639635B1 (ko) | 반도체 기억 장치 | |
JPH04368700A (ja) | 半導体メモリ装置 | |
US6337818B1 (en) | Semiconductor memory device having a redundancy construction | |
JPH06309875A (ja) | 半導体メモリ装置のデコーディング回路及びデコーディング方法 | |
JP3450621B2 (ja) | 記憶装置及び読み出し方法 | |
US6590814B1 (en) | Semiconductor memory device and redundancy method thereof | |
JP2003068093A (ja) | 半導体記憶装置 | |
JP2003196985A (ja) | 半導体メモリ及び半導体メモリのビットライト又はバイトライト方法 | |
US6442097B2 (en) | Virtual channel DRAM | |
JP3708906B2 (ja) | メモリシステム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080530 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080530 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100526 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110330 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110531 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20111004 |