JP2002063079A - 情報書き込み方法 - Google Patents
情報書き込み方法Info
- Publication number
- JP2002063079A JP2002063079A JP2000251288A JP2000251288A JP2002063079A JP 2002063079 A JP2002063079 A JP 2002063079A JP 2000251288 A JP2000251288 A JP 2000251288A JP 2000251288 A JP2000251288 A JP 2000251288A JP 2002063079 A JP2002063079 A JP 2002063079A
- Authority
- JP
- Japan
- Prior art keywords
- information
- storage circuit
- writing
- written
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000010586 diagram Methods 0.000 description 5
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000251288A JP2002063079A (ja) | 2000-08-22 | 2000-08-22 | 情報書き込み方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000251288A JP2002063079A (ja) | 2000-08-22 | 2000-08-22 | 情報書き込み方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002063079A true JP2002063079A (ja) | 2002-02-28 |
| JP2002063079A5 JP2002063079A5 (https=) | 2005-12-15 |
Family
ID=18740710
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000251288A Pending JP2002063079A (ja) | 2000-08-22 | 2000-08-22 | 情報書き込み方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2002063079A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009190408A (ja) * | 2009-04-13 | 2009-08-27 | Seiko Epson Corp | カートリッジ |
-
2000
- 2000-08-22 JP JP2000251288A patent/JP2002063079A/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009190408A (ja) * | 2009-04-13 | 2009-08-27 | Seiko Epson Corp | カートリッジ |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108733594A (zh) | 存储器控制器与数据储存装置 | |
| JP2002063079A (ja) | 情報書き込み方法 | |
| US7321996B1 (en) | Digital data error insertion methods and apparatus | |
| US4514847A (en) | Key storage error processing system | |
| JPS6325899A (ja) | 半導体メモリ装置 | |
| KR0172503B1 (ko) | 시스템 패리티를 기억하는 디램 에뮬레이션 칩 | |
| JP3281982B2 (ja) | データバッファ | |
| JPS61211786A (ja) | Icカ−ド | |
| JPH0540583A (ja) | 情報処理システム | |
| JP3856016B2 (ja) | 信号処理装置 | |
| EP0646921B1 (en) | Information transmission system | |
| JPH038040A (ja) | 1ビット誤リ情報記憶装置 | |
| JPH03204745A (ja) | メモリカード装置 | |
| JPH0421123A (ja) | Fifoレジスタ | |
| JPS63192129A (ja) | バツフアメモリ制御装置 | |
| JPH08221282A (ja) | パリティ生成・チエック回路 | |
| JPH0561777A (ja) | 記憶制御回路 | |
| JPS5936359B2 (ja) | デ−タバツフア装置 | |
| JPH02207354A (ja) | メモリシステム | |
| JPH0612346A (ja) | バススタック検出システム | |
| JPH01145732A (ja) | パリティビット生成方式 | |
| JPS641817B2 (https=) | ||
| JPH01258054A (ja) | 記憶装置のアクセス制御方式 | |
| JPH03138744A (ja) | データ伝送方法及び半導体集積回路 | |
| JPS6014314A (ja) | メモリの初期状態設定回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051031 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051129 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20060725 |