JP2002056680A5 - - Google Patents

Download PDF

Info

Publication number
JP2002056680A5
JP2002056680A5 JP2000239406A JP2000239406A JP2002056680A5 JP 2002056680 A5 JP2002056680 A5 JP 2002056680A5 JP 2000239406 A JP2000239406 A JP 2000239406A JP 2000239406 A JP2000239406 A JP 2000239406A JP 2002056680 A5 JP2002056680 A5 JP 2002056680A5
Authority
JP
Japan
Prior art keywords
circuit
diagram showing
timing
generation circuit
timing generation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000239406A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002056680A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2000239406A priority Critical patent/JP2002056680A/ja
Priority claimed from JP2000239406A external-priority patent/JP2002056680A/ja
Priority to US09/838,269 priority patent/US6498765B2/en
Publication of JP2002056680A publication Critical patent/JP2002056680A/ja
Publication of JP2002056680A5 publication Critical patent/JP2002056680A5/ja
Pending legal-status Critical Current

Links

JP2000239406A 2000-08-08 2000-08-08 半導体集積回路 Pending JP2002056680A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000239406A JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路
US09/838,269 US6498765B2 (en) 2000-08-08 2001-04-20 Semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000239406A JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路

Publications (2)

Publication Number Publication Date
JP2002056680A JP2002056680A (ja) 2002-02-22
JP2002056680A5 true JP2002056680A5 (enExample) 2007-07-26

Family

ID=18730952

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000239406A Pending JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路

Country Status (2)

Country Link
US (1) US6498765B2 (enExample)
JP (1) JP2002056680A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6754709B1 (en) * 2000-03-29 2004-06-22 Microsoft Corporation Application programming interface and generalized network address translator for intelligent transparent application gateway processes

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0373491A (ja) * 1989-08-14 1991-03-28 Hitachi Ltd 半導体記憶装置
JPH06202932A (ja) 1993-01-06 1994-07-22 Toshiba Corp Ｄｒａｍアクセス信号タイミング生成回路
US5835436A (en) * 1995-07-03 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Dynamic type semiconductor memory device capable of transferring data between array blocks at high speed
JPH1021688A (ja) * 1996-07-03 1998-01-23 Kawasaki Steel Corp 半導体記憶装置
JPH1097790A (ja) * 1996-09-20 1998-04-14 Kawasaki Steel Corp 半導体記憶装置
JP3607439B2 (ja) 1996-11-11 2005-01-05 株式会社日立製作所 半導体集積回路装置
JP3607463B2 (ja) * 1997-07-04 2005-01-05 株式会社リコー 出力回路
JP3414621B2 (ja) * 1997-08-11 2003-06-09 富士通株式会社 半導体集積回路装置
JP3908356B2 (ja) 1997-10-20 2007-04-25 富士通株式会社 半導体集積回路
KR100252054B1 (ko) * 1997-12-04 2000-04-15 윤종용 웨이브 파이프라이닝 제어구조를 가지는 동기식 반도체 메모리장치 및 데이터 출력방법
TW413810B (en) * 1998-02-24 2000-12-01 Matsushita Electric Industrial Co Ltd Semiconductor integrated circuit
KR100306882B1 (ko) * 1998-10-28 2001-12-01 박종섭 반도체메모리소자에서데이터스트로브신호를버퍼링하기위한방법및장치
US6317381B1 (en) * 1999-12-07 2001-11-13 Micron Technology, Inc. Method and system for adaptively adjusting control signal timing in a memory device

Similar Documents

Publication Publication Date Title
JP4610691B2 (ja) 半導体メモリ装置のデータ入力回路及びデータ入力方法
US5327394A (en) Timing and control circuit for a static RAM responsive to an address transition pulse
KR920010618A (ko) 동기형 다이나믹 ram
US7876601B2 (en) Variable sized soft memory macros in structured cell arrays, and related methods
JPH09120672A (ja) 同期式半導体メモリ
WO2005008677A1 (ja) 内蔵されるメモリマクロのac特性を測定するテスト回路を有する集積回路装置
US5901110A (en) Synchronous memory with dual sensing output path each of which is connected to latch circuit
KR970063263A (ko) 감지동작과 래치동작을 제어하는 어드레스 천이 검출회로를 포함한 반도체 메모리
JP2001167593A (ja) 同期型メモリ装置及びその連続読出方法
AU2001263347A1 (en) Burst architecture for a flash memory
JP3812959B2 (ja) 出力バッファ及び可変待ち時間出力回路
JP2002056680A5 (enExample)
JP2001101870A (ja) 半導体集積回路
JP2004152348A (ja) 信号生成回路
TWI786005B (zh) 介面變換器和擬多埠儲存裝置
US6930953B2 (en) Self-timed strobe generator and method for use with multi-strobe random access memories to increase memory bandwidth
JP2003188692A (ja) フリップフロップ回路
KR100211770B1 (ko) 버스트 어드레스 레지스터
SU824191A1 (ru) Устройство дл задержки сигналов
KR100221071B1 (ko) 다이나믹 램
JPS61170120A (ja) パルス幅拡張回路
JPS5855485Y2 (ja) 情報処理装置
TW200713328A (en) Clock control device
SU1645999A1 (ru) Посто нное запоминающее устройство
KR970012731A (ko) 반도체 메모리 장치의 내부컬럼어드레스스트로우브 신호 제어 클럭 발생회로