JP2002056680A - 半導体集積回路 - Google Patents

半導体集積回路

Info

Publication number
JP2002056680A
JP2002056680A JP2000239406A JP2000239406A JP2002056680A JP 2002056680 A JP2002056680 A JP 2002056680A JP 2000239406 A JP2000239406 A JP 2000239406A JP 2000239406 A JP2000239406 A JP 2000239406A JP 2002056680 A JP2002056680 A JP 2002056680A
Authority
JP
Japan
Prior art keywords
signal
circuit
control signal
latch
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000239406A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002056680A5 (enExample
Inventor
Yuichiro Ishii
雄一郎 石井
Atsushi Miyanishi
篤史 宮西
Yoshiyuki Ota
賀之 太田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2000239406A priority Critical patent/JP2002056680A/ja
Priority to US09/838,269 priority patent/US6498765B2/en
Publication of JP2002056680A publication Critical patent/JP2002056680A/ja
Publication of JP2002056680A5 publication Critical patent/JP2002056680A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/109—Control signal input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP2000239406A 2000-08-08 2000-08-08 半導体集積回路 Pending JP2002056680A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000239406A JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路
US09/838,269 US6498765B2 (en) 2000-08-08 2001-04-20 Semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000239406A JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路

Publications (2)

Publication Number Publication Date
JP2002056680A true JP2002056680A (ja) 2002-02-22
JP2002056680A5 JP2002056680A5 (enExample) 2007-07-26

Family

ID=18730952

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000239406A Pending JP2002056680A (ja) 2000-08-08 2000-08-08 半導体集積回路

Country Status (2)

Country Link
US (1) US6498765B2 (enExample)
JP (1) JP2002056680A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6754709B1 (en) * 2000-03-29 2004-06-22 Microsoft Corporation Application programming interface and generalized network address translator for intelligent transparent application gateway processes

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0373491A (ja) * 1989-08-14 1991-03-28 Hitachi Ltd 半導体記憶装置
JPH1021688A (ja) * 1996-07-03 1998-01-23 Kawasaki Steel Corp 半導体記憶装置
JPH1097790A (ja) * 1996-09-20 1998-04-14 Kawasaki Steel Corp 半導体記憶装置
JPH1125677A (ja) * 1997-07-04 1999-01-29 Ricoh Co Ltd 出力回路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06202932A (ja) 1993-01-06 1994-07-22 Toshiba Corp Ｄｒａｍアクセス信号タイミング生成回路
US5835436A (en) * 1995-07-03 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Dynamic type semiconductor memory device capable of transferring data between array blocks at high speed
JP3607439B2 (ja) 1996-11-11 2005-01-05 株式会社日立製作所 半導体集積回路装置
JP3414621B2 (ja) * 1997-08-11 2003-06-09 富士通株式会社 半導体集積回路装置
JP3908356B2 (ja) 1997-10-20 2007-04-25 富士通株式会社 半導体集積回路
KR100252054B1 (ko) * 1997-12-04 2000-04-15 윤종용 웨이브 파이프라이닝 제어구조를 가지는 동기식 반도체 메모리장치 및 데이터 출력방법
TW413810B (en) * 1998-02-24 2000-12-01 Matsushita Electric Industrial Co Ltd Semiconductor integrated circuit
KR100306882B1 (ko) * 1998-10-28 2001-12-01 박종섭 반도체메모리소자에서데이터스트로브신호를버퍼링하기위한방법및장치
US6317381B1 (en) * 1999-12-07 2001-11-13 Micron Technology, Inc. Method and system for adaptively adjusting control signal timing in a memory device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0373491A (ja) * 1989-08-14 1991-03-28 Hitachi Ltd 半導体記憶装置
JPH1021688A (ja) * 1996-07-03 1998-01-23 Kawasaki Steel Corp 半導体記憶装置
JPH1097790A (ja) * 1996-09-20 1998-04-14 Kawasaki Steel Corp 半導体記憶装置
JPH1125677A (ja) * 1997-07-04 1999-01-29 Ricoh Co Ltd 出力回路

Also Published As

Publication number Publication date
US20020021615A1 (en) 2002-02-21
US6498765B2 (en) 2002-12-24

Similar Documents

Publication Publication Date Title
JP3609837B2 (ja) 読取り及び書込み動作用の別々のタイムアウト制御を有する半導体メモリ
JPH07182864A (ja) 半導体記憶装置
US5808959A (en) Staggered pipeline access scheme for synchronous random access memory
JP2000163956A (ja) 半導体記憶装置
US7120085B2 (en) Pseudo SRAM having combined synchronous and asynchronous mode register set
KR19980018543A (ko) 레지스터의 수가 감소된 동기식 반도체 메모리
JP2000030456A (ja) メモリデバイス
US6795372B2 (en) Bit line sense amplifier driving control circuits and methods for synchronous drams that selectively supply and suspend supply of operating voltages
KR20050015853A (ko) 반도체 장치 및 그 제어 방법
JPH07141868A (ja) 半導体装置
JPH06325574A (ja) アドレス遷移検出回路を内蔵するメモリ装置
KR20030025322A (ko) 반도체 메모리 장치의 내부어드레스 발생회로
JPH06333393A (ja) 高信頼性のデータ出力回路及びデータ出力方法を使用した半導体集積回路
JPH05217367A (ja) 半導体記憶装置
JP5071664B2 (ja) 少なくとも１つのランダムアクセスメモリアレイを含む集積回路装置
JP2002056680A (ja) 半導体集積回路
US6714463B2 (en) Semiconductor memory device having reduced chip select output time
JPH09129824A (ja) ２ステージラッチ回路を利用したページモードマスクロム及びその制御方法
US7032084B2 (en) Circuit for generating column selection control signal in memory device
JPH09167493A (ja) ビットラインプリチャージ回路
KR100571737B1 (ko) 반도체 기억 장치의 데이터 기록 방법 및 반도체 기억 장치
JP2001243764A (ja) 半導体記憶装置
JP2908776B2 (ja) メモリ装置用ライトリカバリ保障回路及び動作信号制御方法
KR100439046B1 (ko) 반도체 소자의 오토프리차지회로
JPH08153392A (ja) 半導体メモリ回路

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070613

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070613

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091102

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091110

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20091126

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100323