JP2001523845A - ディスプレイドライバ回路のピーク電流および帯域幅要件を低減する内部行シーケンサ - Google Patents
ディスプレイドライバ回路のピーク電流および帯域幅要件を低減する内部行シーケンサInfo
- Publication number
- JP2001523845A JP2001523845A JP2000521504A JP2000521504A JP2001523845A JP 2001523845 A JP2001523845 A JP 2001523845A JP 2000521504 A JP2000521504 A JP 2000521504A JP 2000521504 A JP2000521504 A JP 2000521504A JP 2001523845 A JP2001523845 A JP 2001523845A
- Authority
- JP
- Japan
- Prior art keywords
- row
- sub
- data
- series
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 30
- 210000004027 cell Anatomy 0.000 description 20
- 230000000875 corresponding effect Effects 0.000 description 20
- 238000010586 diagram Methods 0.000 description 11
- 239000000872 buffer Substances 0.000 description 8
- 238000011084 recovery Methods 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 101100478173 Drosophila melanogaster spen gene Proteins 0.000 description 1
- 101100513476 Mus musculus Spen gene Proteins 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2085—Special arrangements for addressing the individual elements of the matrix, other than by driving respective rows and columns in combination
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US97044397A | 1997-11-14 | 1997-11-14 | |
| US08/970,443 | 1997-11-14 | ||
| PCT/US1998/024267 WO1999026223A1 (en) | 1997-11-14 | 1998-11-13 | Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001523845A true JP2001523845A (ja) | 2001-11-27 |
| JP2001523845A5 JP2001523845A5 (enExample) | 2006-01-12 |
Family
ID=25516951
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000521504A Pending JP2001523845A (ja) | 1997-11-14 | 1998-11-13 | ディスプレイドライバ回路のピーク電流および帯域幅要件を低減する内部行シーケンサ |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20020036634A1 (enExample) |
| EP (1) | EP1031130A1 (enExample) |
| JP (1) | JP2001523845A (enExample) |
| CN (1) | CN1178192C (enExample) |
| CA (1) | CA2310257C (enExample) |
| WO (1) | WO1999026223A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6188377B1 (en) * | 1997-11-14 | 2001-02-13 | Aurora Systems, Inc. | Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit |
| GB2417360B (en) | 2003-05-20 | 2007-03-28 | Kagutech Ltd | Digital backplane |
| TWI251187B (en) * | 2004-03-03 | 2006-03-11 | Toppoly Optoelectronics Corp | Data driver and driving method thereof |
| JP2009204702A (ja) * | 2008-02-26 | 2009-09-10 | Seiko Epson Corp | 電気光学装置、電気光学装置の駆動方法および電子機器 |
| US10839884B2 (en) * | 2016-05-03 | 2020-11-17 | Rambus, Inc. | Memory component with efficient write operations |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6180226A (ja) * | 1984-09-28 | 1986-04-23 | Toshiba Corp | アクテイブ・マトリツクス駆動装置 |
| EP0256879B1 (en) * | 1986-08-18 | 1993-07-21 | Canon Kabushiki Kaisha | Display device |
| JPH06118904A (ja) * | 1992-09-14 | 1994-04-28 | Hitachi Ltd | 液晶駆動回路 |
| WO1995007493A1 (en) * | 1993-09-09 | 1995-03-16 | Kabushiki Kaisha Toshiba | Display device and its driving method |
| JPH096278A (ja) * | 1995-06-15 | 1997-01-10 | Fujitsu Ltd | 表示制御方法、装置、その製造方法及び画像表示装置 |
| JPH0916118A (ja) * | 1995-06-27 | 1997-01-17 | Casio Comput Co Ltd | 表示駆動装置 |
| EP0797182A1 (en) * | 1996-03-19 | 1997-09-24 | Hitachi, Ltd. | Active matrix LCD with data holding circuit in each pixel |
-
1998
- 1998-11-13 CN CNB988130645A patent/CN1178192C/zh not_active Expired - Lifetime
- 1998-11-13 CA CA002310257A patent/CA2310257C/en not_active Expired - Fee Related
- 1998-11-13 EP EP98960202A patent/EP1031130A1/en not_active Ceased
- 1998-11-13 JP JP2000521504A patent/JP2001523845A/ja active Pending
- 1998-11-13 WO PCT/US1998/024267 patent/WO1999026223A1/en not_active Ceased
-
2001
- 2001-11-26 US US10/001,036 patent/US20020036634A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| EP1031130A1 (en) | 2000-08-30 |
| WO1999026223A1 (en) | 1999-05-27 |
| US20020036634A1 (en) | 2002-03-28 |
| CA2310257A1 (en) | 1999-05-27 |
| CA2310257C (en) | 2008-06-10 |
| CN1178192C (zh) | 2004-12-01 |
| CN1285942A (zh) | 2001-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| USRE40973E1 (en) | Liquid crystal driver and liquid crystal display device using the same | |
| US8576257B2 (en) | Integrated circuit device, electro-optical device, and electronic instrument | |
| CN100565649C (zh) | 显示驱动电路及显示装置 | |
| US6288712B1 (en) | System and method for reducing peak current and bandwidth requirements in a display driver circuit | |
| JPH04303233A (ja) | 表示駆動制御用集積回路及び表示システム | |
| CN100405449C (zh) | 显示装置用的驱动电路 | |
| US6188377B1 (en) | Internal row sequencer for reducing bandwidth and peak current requirements in a display driver circuit | |
| JPH02220090A (ja) | 薄膜エレクトロルミネッセンスパネル用駆動回路網 | |
| JP2001523845A (ja) | ディスプレイドライバ回路のピーク電流および帯域幅要件を低減する内部行シーケンサ | |
| JP2002182627A (ja) | 表示制御装置および携帯用電子機器 | |
| JPH10171421A (ja) | 画像表示装置、画像表示方法及び表示駆動装置並びにそれを用いた電子機器 | |
| US5535174A (en) | Random access memory with apparatus for reducing power consumption | |
| US20090160881A1 (en) | Integrated circuit device, electro-optical device, and electronic instrument | |
| US7471278B2 (en) | Display driver, electro-optical device, and drive method | |
| JP2001324970A (ja) | 画像表示装置、画像表示方法及び表示駆動装置並びにそれを用いた電子機器 | |
| JP3627408B2 (ja) | 表示体の駆動回路,半導体集積回路装置,表示装置および電子機器 | |
| KR100234415B1 (ko) | 액정표시장치 컨트롤러 램 | |
| JPH0620466A (ja) | フラッシュライト機能付き半導体メモリ装置 | |
| JP3800973B2 (ja) | 表示体の駆動回路,半導体集積回路装置,表示装置および電子機器 | |
| JPH0831269B2 (ja) | デ−タ選択回路 | |
| KR20000013045A (ko) | 티.에프.티 액정구동장치에서 3레벨 방식의 게이트 구동회로 | |
| JP2008164653A (ja) | 表示制御用半導体集積回路 | |
| JP2006018324A (ja) | 表示制御装置 | |
| JP2006053574A (ja) | 液晶表示制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051111 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051111 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090317 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090616 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090716 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090727 Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090702 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20100222 |