JP2001513270A - 改良されたオン状態特性を有する高電圧薄膜トランジスタ及びその製造方法 - Google Patents
改良されたオン状態特性を有する高電圧薄膜トランジスタ及びその製造方法Info
- Publication number
- JP2001513270A JP2001513270A JP53470199A JP53470199A JP2001513270A JP 2001513270 A JP2001513270 A JP 2001513270A JP 53470199 A JP53470199 A JP 53470199A JP 53470199 A JP53470199 A JP 53470199A JP 2001513270 A JP2001513270 A JP 2001513270A
- Authority
- JP
- Japan
- Prior art keywords
- region
- offset
- thickness
- layer
- drift
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
- H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
- H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/65—Lateral DMOS [LDMOS] FETs
- H10D30/657—Lateral DMOS [LDMOS] FETs having substrates comprising insulating layers, e.g. SOI-LDMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
- H10D30/6715—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions
- H10D30/6717—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes characterised by the doping profiles, e.g. having lightly-doped source or drain extensions the source and the drain regions being asymmetrical
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
- H10D64/516—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers the thicknesses being non-uniform
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/22—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping using masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
- H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/112—Field plates comprising multiple field plate segments
Landscapes
- Thin Film Transistor (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US99804897A | 1997-12-24 | 1997-12-24 | |
| US08/998,048 | 1997-12-24 | ||
| PCT/IB1998/002060 WO1999034449A2 (en) | 1997-12-24 | 1998-12-17 | A high voltage thin film transistor with improved on-state characteristics and method for making same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001513270A true JP2001513270A (ja) | 2001-08-28 |
| JP2001513270A5 JP2001513270A5 (https=) | 2006-04-13 |
Family
ID=25544688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP53470199A Withdrawn JP2001513270A (ja) | 1997-12-24 | 1998-12-17 | 改良されたオン状態特性を有する高電圧薄膜トランジスタ及びその製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0965145B1 (https=) |
| JP (1) | JP2001513270A (https=) |
| WO (1) | WO1999034449A2 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7968941B2 (en) | 2008-03-27 | 2011-06-28 | Sanyo Electric Co., Ltd. | Semiconductor device |
| JP2020537334A (ja) * | 2017-09-26 | 2020-12-17 | ネーデルランドセ・オルガニサティ・フォール・トゥーヘパスト−ナトゥールウェテンスハッペライク・オンデルズーク・テーエヌオー | 高電圧薄膜トランジスタおよびその製造方法 |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6346451B1 (en) | 1997-12-24 | 2002-02-12 | Philips Electronics North America Corporation | Laterial thin-film silicon-on-insulator (SOI) device having a gate electrode and a field plate electrode |
| US6310378B1 (en) * | 1997-12-24 | 2001-10-30 | Philips Electronics North American Corporation | High voltage thin film transistor with improved on-state characteristics and method for making same |
| US5969387A (en) * | 1998-06-19 | 1999-10-19 | Philips Electronics North America Corporation | Lateral thin-film SOI devices with graded top oxide and graded drift region |
| US6221737B1 (en) * | 1999-09-30 | 2001-04-24 | Philips Electronics North America Corporation | Method of making semiconductor devices with graded top oxide and graded drift region |
| US6768171B2 (en) | 2000-11-27 | 2004-07-27 | Power Integrations, Inc. | High-voltage transistor with JFET conduction channels |
| US6509220B2 (en) | 2000-11-27 | 2003-01-21 | Power Integrations, Inc. | Method of fabricating a high-voltage transistor |
| US6424007B1 (en) | 2001-01-24 | 2002-07-23 | Power Integrations, Inc. | High-voltage transistor with buried conduction layer |
| US6468878B1 (en) * | 2001-02-27 | 2002-10-22 | Koninklijke Philips Electronics N.V. | SOI LDMOS structure with improved switching characteristics |
| US6555873B2 (en) | 2001-09-07 | 2003-04-29 | Power Integrations, Inc. | High-voltage lateral transistor with a multi-layered extended drain structure |
| US7221011B2 (en) | 2001-09-07 | 2007-05-22 | Power Integrations, Inc. | High-voltage vertical transistor with a multi-gradient drain doping profile |
| US6635544B2 (en) | 2001-09-07 | 2003-10-21 | Power Intergrations, Inc. | Method of fabricating a high-voltage transistor with a multi-layered extended drain structure |
| US6573558B2 (en) | 2001-09-07 | 2003-06-03 | Power Integrations, Inc. | High-voltage vertical transistor with a multi-layered extended drain structure |
| US6555883B1 (en) | 2001-10-29 | 2003-04-29 | Power Integrations, Inc. | Lateral power MOSFET for high switching speeds |
| WO2003038905A2 (en) * | 2001-11-01 | 2003-05-08 | Koninklijke Philips Electronics N.V. | Lateral soi field-effect transistor |
| WO2003038906A2 (en) * | 2001-11-01 | 2003-05-08 | Koninklijke Philips Electronics N.V. | Lateral soi field-effect transistor and method of making the same |
| US7595523B2 (en) | 2007-02-16 | 2009-09-29 | Power Integrations, Inc. | Gate pullback at ends of high-voltage vertical transistor structure |
| US7557406B2 (en) | 2007-02-16 | 2009-07-07 | Power Integrations, Inc. | Segmented pillar layout for a high-voltage vertical transistor |
| US7468536B2 (en) | 2007-02-16 | 2008-12-23 | Power Integrations, Inc. | Gate metal routing for transistor with checkerboarded layout |
| JP5404550B2 (ja) | 2010-07-29 | 2014-02-05 | 株式会社東芝 | 半導体装置の製造方法及び半導体装置 |
| US10325988B2 (en) | 2013-12-13 | 2019-06-18 | Power Integrations, Inc. | Vertical transistor device structure with cylindrically-shaped field plates |
| US9543396B2 (en) | 2013-12-13 | 2017-01-10 | Power Integrations, Inc. | Vertical transistor device structure with cylindrically-shaped regions |
| JP6427388B2 (ja) * | 2014-11-04 | 2018-11-21 | エイブリック株式会社 | 半導体装置 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4308549A (en) * | 1978-12-18 | 1981-12-29 | Xerox Corporation | High voltage field effect transistor |
| DE69209678T2 (de) * | 1991-02-01 | 1996-10-10 | Philips Electronics Nv | Halbleiteranordnung für Hochspannungsverwendung und Verfahren zur Herstellung |
| US5246870A (en) * | 1991-02-01 | 1993-09-21 | North American Philips Corporation | Method for making an improved high voltage thin film transistor having a linear doping profile |
| US5710451A (en) * | 1996-04-10 | 1998-01-20 | Philips Electronics North America Corporation | High-voltage lateral MOSFET SOI device having a semiconductor linkup region |
-
1998
- 1998-12-17 WO PCT/IB1998/002060 patent/WO1999034449A2/en not_active Ceased
- 1998-12-17 JP JP53470199A patent/JP2001513270A/ja not_active Withdrawn
- 1998-12-17 EP EP98958368A patent/EP0965145B1/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7968941B2 (en) | 2008-03-27 | 2011-06-28 | Sanyo Electric Co., Ltd. | Semiconductor device |
| JP2020537334A (ja) * | 2017-09-26 | 2020-12-17 | ネーデルランドセ・オルガニサティ・フォール・トゥーヘパスト−ナトゥールウェテンスハッペライク・オンデルズーク・テーエヌオー | 高電圧薄膜トランジスタおよびその製造方法 |
| JP7148606B2 (ja) | 2017-09-26 | 2022-10-05 | ネーデルランドセ・オルガニサティ・フォール・トゥーヘパスト-ナトゥールウェテンスハッペライク・オンデルズーク・テーエヌオー | 高電圧薄膜トランジスタおよびその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO1999034449A3 (en) | 1999-09-16 |
| EP0965145B1 (en) | 2011-09-21 |
| EP0965145A2 (en) | 1999-12-22 |
| WO1999034449A2 (en) | 1999-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001513270A (ja) | 改良されたオン状態特性を有する高電圧薄膜トランジスタ及びその製造方法 | |
| JP3746302B2 (ja) | Soi型高電圧薄膜トランジスタ及びその製造方法 | |
| US6310378B1 (en) | High voltage thin film transistor with improved on-state characteristics and method for making same | |
| US6037627A (en) | MOS semiconductor device | |
| US5510281A (en) | Method of fabricating a self-aligned DMOS transistor device using SiC and spacers | |
| US20070111423A1 (en) | Method of fabricating semiconductor device | |
| EP0382165B1 (en) | High-voltage semiconductor device having silicon-on-insulator structure with reduced on-resistance | |
| KR20000014215A (ko) | 높은 신뢰도의 횡형 디모스 트랜지스터 및 그제조방법 | |
| KR100290913B1 (ko) | 고전압 소자 및 그 제조방법 | |
| JPH01264262A (ja) | Mos型電界効果トランジスタ | |
| JP3489362B2 (ja) | 半導体装置及びその製造方法 | |
| US6316299B1 (en) | Formation of laterally diffused metal-oxide semiconductor device | |
| KR19990069332A (ko) | 트랜치 게이트형 전력용 모스 소자 및 그 제조방법 | |
| KR100289056B1 (ko) | 절연막경사식각을이용한전력소자제조방법 | |
| EP0615282A2 (en) | Methods for making MOSFET's with drain separated from channel | |
| JP4378781B2 (ja) | 半導体装置とその製造方法 | |
| KR100534601B1 (ko) | 제조 공정과 특성 제어가 용이한 전력 집적회로 구조 | |
| JP3312683B2 (ja) | Mos型半導体装置とその製造方法 | |
| KR0121107B1 (ko) | 전력용 반도체 장치 및 그 제조방법 | |
| KR100388063B1 (ko) | 전력 집적 회로 제조 방법 | |
| JPH03119733A (ja) | 高耐電圧半導体装置 | |
| RU2804506C1 (ru) | Способ изготовления латерального биполярного транзистора с изолированным затвором на структуре "кремний на изоляторе" | |
| JPS63227059A (ja) | 半導体装置およびその製造方法 | |
| CN113517334A (zh) | 一种具有高k介电沟槽的功率mosfet器件及其制备方法 | |
| JPS6146990B2 (https=) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051214 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051214 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080407 |
|
| A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20090908 |