JP2001297600A - 半導体集積回路およびそのテスト方法 - Google Patents
半導体集積回路およびそのテスト方法Info
- Publication number
- JP2001297600A JP2001297600A JP2000109917A JP2000109917A JP2001297600A JP 2001297600 A JP2001297600 A JP 2001297600A JP 2000109917 A JP2000109917 A JP 2000109917A JP 2000109917 A JP2000109917 A JP 2000109917A JP 2001297600 A JP2001297600 A JP 2001297600A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- semiconductor integrated
- integrated circuit
- representative
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/40—Response verification devices using compression techniques
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Tests Of Electronic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000109917A JP2001297600A (ja) | 2000-04-11 | 2000-04-11 | 半導体集積回路およびそのテスト方法 |
| US09/666,479 US6479363B1 (en) | 2000-04-11 | 2000-09-20 | Semiconductor integrated circuit and method for testing the same |
| KR10-2000-0072239A KR100391068B1 (ko) | 2000-04-11 | 2000-12-01 | 반도체 집적회로 |
| DE10062081A DE10062081A1 (de) | 2000-04-11 | 2000-12-13 | Integrierte Halbleiterschaltung und Verfahren zum Testen der integrierten Halbleiterschaltung |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000109917A JP2001297600A (ja) | 2000-04-11 | 2000-04-11 | 半導体集積回路およびそのテスト方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001297600A true JP2001297600A (ja) | 2001-10-26 |
| JP2001297600A5 JP2001297600A5 (enExample) | 2007-03-29 |
Family
ID=18622525
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000109917A Pending JP2001297600A (ja) | 2000-04-11 | 2000-04-11 | 半導体集積回路およびそのテスト方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6479363B1 (enExample) |
| JP (1) | JP2001297600A (enExample) |
| KR (1) | KR100391068B1 (enExample) |
| DE (1) | DE10062081A1 (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006073153A (ja) * | 2004-09-06 | 2006-03-16 | Renesas Technology Corp | 入出力縮退回路 |
| KR100822980B1 (ko) * | 2001-11-29 | 2008-04-16 | 후지쯔 가부시끼가이샤 | 압축 테스트 기능을 갖는 메모리 회로 |
| JP2009070456A (ja) * | 2007-09-12 | 2009-04-02 | Renesas Technology Corp | 半導体記憶装置 |
| JP2009093776A (ja) * | 2007-10-07 | 2009-04-30 | United Memories Inc | 集積回路メモリ検査用のデータ反転レジスタ技術 |
| JP2009181647A (ja) * | 2008-01-31 | 2009-08-13 | Elpida Memory Inc | 半導体記憶装置 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100564033B1 (ko) * | 2003-12-05 | 2006-03-23 | 삼성전자주식회사 | 단일 버퍼 선택 입력 단자를 가지는 반도체 메모리 및반도체 메모리 테스트 방법 |
| KR100583152B1 (ko) * | 2004-02-19 | 2006-05-23 | 주식회사 하이닉스반도체 | 데이터 억세스타임 측정모드를 갖는 반도체 메모리 소자 |
| DE102004024668A1 (de) * | 2004-05-18 | 2005-12-15 | Infineon Technologies Ag | Verfahren zum Testen von elektronischen Schaltungseinheiten und Testvorrichtung |
| KR20080033671A (ko) * | 2006-10-13 | 2008-04-17 | 삼성전자주식회사 | 테스트 사이클을 감소시키는 반도체 메모리 장치 및 테스트방법 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5301155A (en) * | 1990-03-20 | 1994-04-05 | Mitsubishi Denki Kabushiki Kaisha | Multiblock semiconduction storage device including simultaneous operation of a plurality of block defect determination circuits |
| JP3409527B2 (ja) | 1995-08-17 | 2003-05-26 | 富士通株式会社 | 半導体記憶装置 |
| JP2833563B2 (ja) | 1996-01-23 | 1998-12-09 | 日本電気株式会社 | 半導体記憶装置 |
| US6046943A (en) * | 1998-03-10 | 2000-04-04 | Texas Instuments Incorporated | Synchronous semiconductor device output circuit with reduced data switching |
-
2000
- 2000-04-11 JP JP2000109917A patent/JP2001297600A/ja active Pending
- 2000-09-20 US US09/666,479 patent/US6479363B1/en not_active Expired - Fee Related
- 2000-12-01 KR KR10-2000-0072239A patent/KR100391068B1/ko not_active Expired - Fee Related
- 2000-12-13 DE DE10062081A patent/DE10062081A1/de not_active Ceased
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100822980B1 (ko) * | 2001-11-29 | 2008-04-16 | 후지쯔 가부시끼가이샤 | 압축 테스트 기능을 갖는 메모리 회로 |
| JP2006073153A (ja) * | 2004-09-06 | 2006-03-16 | Renesas Technology Corp | 入出力縮退回路 |
| JP2009070456A (ja) * | 2007-09-12 | 2009-04-02 | Renesas Technology Corp | 半導体記憶装置 |
| JP2009093776A (ja) * | 2007-10-07 | 2009-04-30 | United Memories Inc | 集積回路メモリ検査用のデータ反転レジスタ技術 |
| USRE44726E1 (en) | 2007-10-07 | 2014-01-21 | Invensas Corporation | Data inversion register technique for integrated circuit memory testing |
| JP2009181647A (ja) * | 2008-01-31 | 2009-08-13 | Elpida Memory Inc | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US6479363B1 (en) | 2002-11-12 |
| DE10062081A1 (de) | 2001-10-18 |
| KR100391068B1 (ko) | 2003-07-12 |
| KR20010096513A (ko) | 2001-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7313739B2 (en) | Method and apparatus for testing embedded cores | |
| US7721174B2 (en) | Full-speed BIST controller for testing embedded synchronous memories | |
| US7007215B2 (en) | Test circuit capable of testing embedded memory with reliability | |
| US6928593B1 (en) | Memory module and memory component built-in self test | |
| US7911861B2 (en) | Semiconductor memory device and method of testing semiconductor memory device | |
| JPH0411960B2 (enExample) | ||
| KR20010104363A (ko) | 예상 응답을 생성하는 주지의 양호한 디바이스를 이용한집적 회로 디바이스의 효율적인 병렬 테스트 | |
| JPH06295599A (ja) | 半導体記憶装置 | |
| JPH0991998A (ja) | 半導体記憶装置 | |
| KR20010114141A (ko) | 반도체 집적 회로 장치 및 그 액세스 시간 평가 방법 | |
| US7392449B2 (en) | Method, apparatus, and computer program product for diagnosing a scan chain failure employing fuses coupled to the scan chain | |
| JPH09128998A (ja) | テスト回路 | |
| JP2001297600A (ja) | 半導体集積回路およびそのテスト方法 | |
| US7149944B2 (en) | Semiconductor integrated circuit device equipped with read sequencer and write sequencer | |
| JPH11328972A (ja) | 半導体装置、その設計方法およびその検査方法 | |
| JP3537087B2 (ja) | 半導体装置及び半導体装置の検査方法 | |
| US7202692B2 (en) | Semiconductor chip and method of testing the same | |
| JP2000171528A (ja) | テスタ | |
| JPH0512900A (ja) | テスト機能を有する半導体記憶装置及びそのテスト方法 | |
| JP2937811B2 (ja) | 半導体集積回路のテスト回路およびそのテスト方法 | |
| JP2002243801A (ja) | 半導体集積回路 | |
| JP3165131B2 (ja) | 半導体集積回路のテスト方法及びテスト回路 | |
| US7724015B2 (en) | Data processing device and methods thereof | |
| US20070088993A1 (en) | Memory tester having master/slave configuration | |
| Wang et al. | A design-for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070208 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070208 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20091007 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091020 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20100302 |