JP2001256068A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001256068A5 JP2001256068A5 JP2000070824A JP2000070824A JP2001256068A5 JP 2001256068 A5 JP2001256068 A5 JP 2001256068A5 JP 2000070824 A JP2000070824 A JP 2000070824A JP 2000070824 A JP2000070824 A JP 2000070824A JP 2001256068 A5 JP2001256068 A5 JP 2001256068A5
- Authority
- JP
- Japan
- Prior art keywords
- main memory
- failure information
- error
- error detection
- code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims 9
- 208000011580 syndromic disease Diseases 0.000 claims 4
- 238000000034 method Methods 0.000 claims 2
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000070824A JP3839215B2 (ja) | 2000-03-14 | 2000-03-14 | 誤り検出・訂正方法、計算機システムの主記憶制御装置、及び計算機システム |
| US09/805,169 US6779148B2 (en) | 2000-03-14 | 2001-03-14 | Error detection and correction method in a computer system and main memory controller of the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000070824A JP3839215B2 (ja) | 2000-03-14 | 2000-03-14 | 誤り検出・訂正方法、計算機システムの主記憶制御装置、及び計算機システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001256068A JP2001256068A (ja) | 2001-09-21 |
| JP2001256068A5 true JP2001256068A5 (https=) | 2005-03-17 |
| JP3839215B2 JP3839215B2 (ja) | 2006-11-01 |
Family
ID=18589494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000070824A Expired - Fee Related JP3839215B2 (ja) | 2000-03-14 | 2000-03-14 | 誤り検出・訂正方法、計算機システムの主記憶制御装置、及び計算機システム |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6779148B2 (https=) |
| JP (1) | JP3839215B2 (https=) |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1296207B1 (de) * | 2001-09-25 | 2014-08-27 | Siemens Aktiengesellschaft | HMI Gerät und Verfahren zur Bedienung einer technischen Einrichtung, Automatisierungssystem mit HMI Gerät und Computerprogrammprodukt mit Programm zur Durchführung des Verfahrens in einem HMI Gerät oder Automatisierungssystem |
| US7278083B2 (en) * | 2003-06-27 | 2007-10-02 | International Business Machines Corporation | Method and system for optimized instruction fetch to protect against soft and hard errors |
| US8176250B2 (en) * | 2003-08-29 | 2012-05-08 | Hewlett-Packard Development Company, L.P. | System and method for testing a memory |
| US7346755B2 (en) * | 2003-09-16 | 2008-03-18 | Hewlett-Packard Development, L.P. | Memory quality assurance |
| US7171591B2 (en) * | 2003-12-23 | 2007-01-30 | International Business Machines Corporation | Method and apparatus for encoding special uncorrectable errors in an error correction code |
| US7404118B1 (en) * | 2004-09-02 | 2008-07-22 | Sun Microsystems, Inc. | Memory error analysis for determining potentially faulty memory components |
| WO2006100776A1 (ja) * | 2005-03-24 | 2006-09-28 | Fujitsu Limited | ファームウェアによるメモリエラーアドレス管理 |
| US9459960B2 (en) | 2005-06-03 | 2016-10-04 | Rambus Inc. | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
| US7831882B2 (en) | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
| US7562285B2 (en) | 2006-01-11 | 2009-07-14 | Rambus Inc. | Unidirectional error code transfer for a bidirectional data link |
| US20070271495A1 (en) * | 2006-05-18 | 2007-11-22 | Ian Shaeffer | System to detect and identify errors in control information, read data and/or write data |
| US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
| US7506226B2 (en) * | 2006-05-23 | 2009-03-17 | Micron Technology, Inc. | System and method for more efficiently using error correction codes to facilitate memory device testing |
| JP5136643B2 (ja) * | 2008-05-29 | 2013-02-06 | 富士通株式会社 | クロスバスイッチシステム |
| JP5284069B2 (ja) * | 2008-12-11 | 2013-09-11 | 株式会社東芝 | メモリシステム及びメモリアクセス方法 |
| JP5600963B2 (ja) * | 2010-02-22 | 2014-10-08 | 富士通株式会社 | 不揮発性記憶装置、及びデータ初期化方法 |
| JP2012124642A (ja) * | 2010-12-07 | 2012-06-28 | Fuji Xerox Co Ltd | 受信装置、データ転送装置、及びプログラム |
| JP2012124643A (ja) * | 2010-12-07 | 2012-06-28 | Fuji Xerox Co Ltd | 受信装置及びデータ転送装置 |
| US8762821B2 (en) * | 2012-03-30 | 2014-06-24 | Intel Corporation | Method of correcting adjacent errors by using BCH-based error correction coding |
| US8806295B2 (en) | 2012-05-24 | 2014-08-12 | International Business Machines Corporation | Mis-correction and no-correction rates for error control |
| FR2992504A1 (fr) * | 2012-06-26 | 2013-12-27 | Commissariat Energie Atomique | Dispositif et procede pour la correction d'erreurs dans un mot de code |
| JP6600146B2 (ja) * | 2015-03-27 | 2019-10-30 | ルネサスエレクトロニクス株式会社 | データ処理回路及びエラー訂正方法 |
| CN108664533A (zh) * | 2017-04-02 | 2018-10-16 | 田雪松 | 编码图样信息的处理方法及装置 |
| CN113113076B (zh) | 2017-08-08 | 2024-07-26 | 慧荣科技股份有限公司 | 解码方法及相关的闪存控制器与电子装置 |
| EP3776207B1 (en) | 2018-03-26 | 2023-08-09 | Rambus Inc. | Command/address channel error detection |
| CN110532127B (zh) * | 2019-08-13 | 2023-03-03 | 南京芯驰半导体科技有限公司 | 一种差错校验位协议转换器 |
| KR102633829B1 (ko) * | 2021-12-30 | 2024-02-02 | 성균관대학교산학협력단 | 버스트 에러 정정 코드 생성 방법, 컴퓨터 판독 가능한 기록 매체, 컴퓨터 프로그램 및 장치 |
| US11804859B2 (en) * | 2022-01-20 | 2023-10-31 | Hewlett Packard Enterprise Development Lp | Analog error detection and correction in analog in-memory crossbars |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5459742A (en) * | 1992-06-11 | 1995-10-17 | Quantum Corporation | Solid state disk memory using storage devices with defects |
| JP2665113B2 (ja) | 1992-09-07 | 1997-10-22 | 株式会社日立製作所 | 計算機システムと主メモリ制御装置 |
| US6003144A (en) * | 1997-06-30 | 1999-12-14 | Compaq Computer Corporation | Error detection and correction |
-
2000
- 2000-03-14 JP JP2000070824A patent/JP3839215B2/ja not_active Expired - Fee Related
-
2001
- 2001-03-14 US US09/805,169 patent/US6779148B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001256068A5 (https=) | ||
| US6018817A (en) | Error correcting code retrofit method and apparatus for multiple memory configurations | |
| KR101252382B1 (ko) | 데이터 축적 장치 및 데이터 기록/판독 방법 | |
| US6044483A (en) | Error propagation operating mode for error correcting code retrofit apparatus | |
| JP3325914B2 (ja) | データ用誤り訂正検出方法及びコンピュータ・メモリ用 誤り検出回路 | |
| CN102567134B (zh) | 存储器模块的错误检查与校正系统以及方法 | |
| KR102828487B1 (ko) | 메모리 모듈, 이를 포함하는 메모리 시스템 및 이의 에러 정정 방법 | |
| JP3839215B2 (ja) | 誤り検出・訂正方法、計算機システムの主記憶制御装置、及び計算機システム | |
| US7587658B1 (en) | ECC encoding for uncorrectable errors | |
| JP4141963B2 (ja) | エラー訂正コードに追加のエラー訂正レイヤを埋め込む方法及び装置 | |
| US8140945B2 (en) | Hard component failure detection and correction | |
| US20160124803A1 (en) | Storage Device Data Access Method and Storage Device | |
| CN102171658B (zh) | 抑制比特错误校验码方案 | |
| US7188296B1 (en) | ECC for component failures using Galois fields | |
| JPH11508712A (ja) | ディスクドライブバッファ内のデータを保護するための方法および装置 | |
| JP2005202957A (ja) | エラー訂正のためのデータの分割 | |
| TW201137890A (en) | Error correction mechanisms for 8-bit memory devices | |
| JP2011060217A (ja) | データ蓄積装置及びデータ書込み/読出し方法 | |
| US6519736B1 (en) | Generating special uncorrectable error codes for failure isolation | |
| JP2007172818A5 (https=) | ||
| JP4300462B2 (ja) | 情報記録再生方法及び装置 | |
| KR20140046386A (ko) | 고착 고장을 갖는 메모리 셀들을 수용하기 위한 데이터의 부호화 및 복호화 | |
| CN106528437B (zh) | 数据储存系统与其相关方法 | |
| CN116244108B (zh) | 存储器控制器和存储器的数据写入和读取方法及存储系统 | |
| JP2001056769A (ja) | 記憶されたコード語を読出すための方法および装置 |