JP2000500619A - 金属電子パッケージ用の接地リング - Google Patents

金属電子パッケージ用の接地リング

Info

Publication number
JP2000500619A
JP2000500619A JP9519824A JP51982497A JP2000500619A JP 2000500619 A JP2000500619 A JP 2000500619A JP 9519824 A JP9519824 A JP 9519824A JP 51982497 A JP51982497 A JP 51982497A JP 2000500619 A JP2000500619 A JP 2000500619A
Authority
JP
Japan
Prior art keywords
side wall
annular channel
cavity
metal substrate
depth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9519824A
Other languages
English (en)
Japanese (ja)
Inventor
ホフマン,ポール,アール.
リーブハード,マーカス,ケイ.
Original Assignee
オリン コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/749,259 external-priority patent/US5764484A/en
Application filed by オリン コーポレイション filed Critical オリン コーポレイション
Publication of JP2000500619A publication Critical patent/JP2000500619A/ja
Pending legal-status Critical Current

Links

Classifications

    • H10W76/12
    • H10W90/701
    • H10W70/68
    • H10W70/6875
    • H10W72/00
    • H10W74/114
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • H10W70/682
    • H10W72/075
    • H10W72/07554
    • H10W72/547
    • H10W72/5522
    • H10W72/5524
    • H10W72/884
    • H10W74/00
    • H10W90/734
    • H10W90/754

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP9519824A 1995-11-20 1996-11-18 金属電子パッケージ用の接地リング Pending JP2000500619A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US737495P 1995-11-20 1995-11-20
US60/007,374 1995-11-20
US08/749,259 US5764484A (en) 1996-11-15 1996-11-15 Ground ring for a metal electronic package
PCT/US1996/018479 WO1997019470A1 (en) 1995-11-20 1996-11-18 Ground ring for metal electronic package

Publications (1)

Publication Number Publication Date
JP2000500619A true JP2000500619A (ja) 2000-01-18

Family

ID=26676905

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9519824A Pending JP2000500619A (ja) 1995-11-20 1996-11-18 金属電子パッケージ用の接地リング

Country Status (5)

Country Link
EP (1) EP0956589A1 (cg-RX-API-DMAC10.html)
JP (1) JP2000500619A (cg-RX-API-DMAC10.html)
KR (1) KR19990071466A (cg-RX-API-DMAC10.html)
TW (1) TW434870B (cg-RX-API-DMAC10.html)
WO (1) WO1997019470A1 (cg-RX-API-DMAC10.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018006408A (ja) * 2016-06-28 2018-01-11 株式会社ジェイデバイス 半導体パッケージ及びその製造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3819431A (en) * 1971-10-05 1974-06-25 Kulite Semiconductor Products Method of making transducers employing integral protective coatings and supports
JPS58169943A (ja) * 1982-03-29 1983-10-06 Fujitsu Ltd 半導体装置
US5023398A (en) * 1988-10-05 1991-06-11 Olin Corporation Aluminum alloy semiconductor packages
US4939316A (en) * 1988-10-05 1990-07-03 Olin Corporation Aluminum alloy semiconductor packages
JP2598129B2 (ja) * 1989-05-18 1997-04-09 三菱電機株式会社 半導体装置
JPH0423441A (ja) * 1990-05-18 1992-01-27 Fujitsu Ltd セラミックパッケージ半導体装置およびその製造方法
US6262477B1 (en) * 1993-03-19 2001-07-17 Advanced Interconnect Technologies Ball grid array electronic package
US5353195A (en) * 1993-07-09 1994-10-04 General Electric Company Integral power and ground structure for multi-chip modules
EP0645953B1 (de) * 1993-09-29 1997-08-06 Siemens NV Verfahren zur Herstellung einer zwei- oder mehrlagigen Verdrahtung und danach hergestellte zwei- oder mehrlagige Verdrahtung
US5629835A (en) * 1994-07-19 1997-05-13 Olin Corporation Metal ball grid array package with improved thermal conductivity

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018006408A (ja) * 2016-06-28 2018-01-11 株式会社ジェイデバイス 半導体パッケージ及びその製造方法

Also Published As

Publication number Publication date
TW434870B (en) 2001-05-16
WO1997019470A1 (en) 1997-05-29
EP0956589A4 (cg-RX-API-DMAC10.html) 1999-11-17
KR19990071466A (ko) 1999-09-27
EP0956589A1 (en) 1999-11-17

Similar Documents

Publication Publication Date Title
US6020217A (en) Semiconductor devices with CSP packages and method for making them
TWI484611B (zh) 箔片基底半導體封裝
JP4366510B2 (ja) 垂直型接続部を使用したチップおよびウェハ集積方法
US6872599B1 (en) Enhanced solder joint strength and ease of inspection of leadless leadframe package (LLP)
US5764484A (en) Ground ring for a metal electronic package
US5824595A (en) Method of separating electronic elements
US4930216A (en) Process for preparing integrated circuit dies for mounting
US7713785B1 (en) Surface mountable direct chip attach device and method including integral integrated circuit
US8981578B2 (en) Sensor array package
US5445994A (en) Method for forming custom planar metal bonding pad connectors for semiconductor dice
CN104617036B (zh) 晶圆级芯片尺寸封装中通孔互连的制作方法
KR102524962B1 (ko) 기판 구조체 제조 방법 및 이를 이용하여 제조된 기판 구조체
US20080003402A1 (en) Fine pitch microcontacts and method for forming thereof
US20100133693A1 (en) Semiconductor Package Leads Having Grooved Contact Areas
CN101339910A (zh) 晶片级芯片尺寸封装的制造方法
JP5329758B2 (ja) コンポーネントをパッケージングするプロセス、およびパッケージングされたコンポーネント
JP2000091341A (ja) 銅ボンド・パッドの処理
JP2002222824A (ja) 半導体装置及びその製造方法
EP1494280B1 (en) System and method for increasing the strength of a bond made by a small diameter wire in a ball bonding
JP2000500619A (ja) 金属電子パッケージ用の接地リング
US7211879B1 (en) Semiconductor package with chamfered corners and method of manufacturing the same
CN114420658B (zh) 三维封装结构、半导体器件及封装方法
CN100511617C (zh) 立体式封装结构及其制造方法
US6376362B1 (en) Production of semiconductor device
CN114141726A (zh) 扇出型封装方法和扇出型封装结构