WO1997019470A1 - Ground ring for metal electronic package - Google Patents
Ground ring for metal electronic package Download PDFInfo
- Publication number
- WO1997019470A1 WO1997019470A1 PCT/US1996/018479 US9618479W WO9719470A1 WO 1997019470 A1 WO1997019470 A1 WO 1997019470A1 US 9618479 W US9618479 W US 9618479W WO 9719470 A1 WO9719470 A1 WO 9719470A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- annular channel
- sidewalls
- cavity
- depth
- metallic substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/142—Metallic substrates having insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- This invention relates to an electronic package having a ground ring and a method for the manufacture of that ground ring. More particularly, an annular channel is mechanically milled into a metallic substrate such that the annular channel both circumscribes and abuts a cavity.
- Metallic substrates are widely used as components for packages that encase one or more integrated circuit devices, such as silicon based semiconductor chips.
- the metallic substrate is coated with a dielectric layer and a pattern of circuit traces are formed on the dielectric layer.
- the inner ends of these circuit traces define a die attach region that contain one or more semiconductor devices.
- the devices are electrically interconnected to the circuit traces such as by thin bonding wires .
- the substrate is an aluminum alloy coated with a dielectric anodic film.
- the substrate is formed from a copper alloy and coated with a layer of a dielectric polymer.
- portions of the dielectric layer are removed from the metallic substrate. Dielectric free regions can be formed by chemically etching the dielectric, or by masking the substrate prior to applying the dielectric. In a commonly owned U.S. Patent Application portions of the dielectric layer are removed by ablation with an exci er laser.
- a metallic substrate that has opposing first and second surfaces separated by first sidewalls.
- a dielectric layer overlies at least this first surface.
- a precursor annular channel is mechanically milled into the first surface.
- the precursor annular channel has a depth, D 2 , and an outer wall that is spaced from the first sidewalls by a length ' 1 .
- the annular channel further has an inner wall that is spaced from the sidewalls by a length L 2 .
- a cavity is then mechanically milled to be circumscribed by the outer wall. This cavity has a depth D x that is greater than D 2 .
- the cavity has second sidewalls that are spaced from the first sidewalls by a length L 3 that is greater than L 2 , but less than L ⁇ .
- a metallic substrate having opposing first and second surfaces separated by first sidewalls and a dielectric layer overlying at least the first surface.
- a cavity having a depth, D 2 is mechanically milled into a central portion of this first surface.
- This cavity has second sidewalls that are spaced from the first sidewalls by a length L 3 .
- An annular channel is then mechanically milled into the first surface. This channel both circumscribes and abuts the second sidewalls and has a depth O 1 that is less than D 2 .
- Figure 1 shows in cross-sectional representation a ball grid array electronic package in accordance with the invention.
- Figure 2 shows in cross-sectional representation a magnified view of an annular channel in accordance with the invention.
- Figure 3 shows a milling tool as utilized by the prior art .
- Figure 4 shows a milling tool as utilized in accordance with the method of the invention.
- Figure 5 shows in top planar view an annular channel formed in accordance with a method of the invention.
- Figure 6 shows in top planar view a cavity formed in abutting relationship with the annular channel formed in accordance with a method of the invention.
- Figure 7 shows in top planar view a mechanically milled cavity formed in accordance with another method of the invention.
- FIG. 1 illustrates in cross-sectional representation an electronic package 10 for encasing one or more semiconductor devices 12.
- One component of the electronic package 10 is a metallic substrate 14.
- This metallic substrate 14 has opposing first 16 and second 18, generally coplanar, surfaces that are separated by first sidewalls 20.
- a dielectric coating 32 coats a peripheral portion of the first surface 16 and terminates adjacent to the annular channel 30.
- the dielectric coating 32 typically coats the first sidewalls 20, a peripheral portion of the first surface 16 and a substantial, if not all, of the second surface 18.
- the metallic substrate 14 is selected to be copper, aluminum or an alloy thereof.
- the dielectric coating 32 is typically a polymer such as an epoxy.
- the dielectric coating is an aluminum oxide such as an anodic film.
- the electronic package 10 further includes conductive circuit traces 34. These circuit traces have a first end 36 that terminates adjacent to the annular channel 30. The circuit traces 34 have an opposing second end 38 that terminates adjacent to the perimeter of the electronic package 10.
- the circuit traces 34 may be formed from any electrically conductive material such as a laminated copper foil, a vacuum deposited copper or other metal or a metallized paste bonded to the dielectric coating 32.
- a second dielectric coating 40 coats selected portions of the circuit traces 34, leaving the first ends 36 and a portion 42 of the second ends 38 exposed.
- a first electrical interconnect 44 contacts the circuit trace 34 through the exposed portion 42.
- This first electrical interconnect 44 may be any conductive bonding medium such as an electrically conductive epoxy or a low melting temperature solder.
- the first electrical interconnect may take the form of balls, columns or any desirable shape.
- a plurality of second electrical interconnects 46 such as thin diameter, on the order of 0.025 mm (0.001 inch) , gold, aluminum or copper wires, or thin copper foil as utilized in tape automated bonding electrically interconnects input/output pads on the first surface 28 of the semiconductor device 12 to the first ends 36 of circuit traces 34. At least one of the second electrical interconnects 46 electrically interconnects the input/output pads to the annular channel 30.
- the surface of the annular channel that is approximately coplanar with the first surface 16 and with the base 24 is as smooth as possible.
- D 2 is at most 0.18 mm (0.007 inch) .
- D 2 is from about 0.051 mm (0.002 inch) to about 0.13 mm (0.005 inch) .
- the width W : of the annular channel 30 is at most 0.38 mm (0.015 inch) and preferably from about 0.18 mm to about 0.25 mm (0.007 inch to about 0.010 inch) .
- Figure 3 illustrates a tool 50 as known from the prior art capable of machining an annular channel 30 of the desired width.
- This tool may constitute a drill bit or end mill bit and has a nominal diameter of 0.25 mm (0.010 inch) .
- the long length of the tool relative to the diameter makes the tool 50 very fragile and prone to breakage.
- the tip radius 52 imparts a radius into a substantial portion of the annular channel 30 making wire bonding difficult or impossible.
- a superior approach that results in a smooth surface for wire bonding is to use the tool 54 illustrated in Figure 4.
- the tool 54 has a diameter from about 6 times to about 15 times greater than the desired diameter, Vt l r of the annular channel.
- the tool 54 has a diameter from about 8 times to about 12 times greater than the desired width of the annular channel. Because the diameter is large relative to the length of the tool 54, the tool 54 is robust and not subject to breakage. In addition, the large diameter facilitates a very sharp radius 56 at the tip of the tool 54.
- a cavity 22 having a depth O x that is greater than the depth D 2 of the precursor annular channel is then formed in a central portion of the first surface of the metallic substrate 14.
- the cavity may be formed by any desired process such as mechanical milling or coining.
- the second sidewalls 26 are spaced from the first sidewalls 20 by a length L 3 that is greater than the length L 2 , but less than the length L x .
- L 3 is at most 0.015 inch less than L x and preferably from about 0.20 mm to about 0.30 mm (0.008 inch to about 0.012 inch) less than L x .
- the precursor annular channel is cut back from the inner wall to a point equivalent to the desired width of the annular channel 30. Since both the precursor annular channel 58 and the cavity 20 can be formed using a large diameter, sharp radius tool, the annular channel 30 has the desired narrow width and also a smooth surface satisfactory for wire bonding.
- FIG. 7 An alternative method of manufacture is illustrated with reference to Figure 7.
- the cavity 22 spaced from the first sidewalls 20 by a desired length L 3 is initially formed in the metallic substrate 14 by any desired process and extends through the first dielectric coating 32 to the desired cavity depth Dj .
- the annular channel 30, illustrated in Figure 6 is mechanically milled to abut and circumscribe the second sidewalls 26 of the cavity 20.
- the large diameter, sharp radius tool is employed, penetrating the first surface to a depth Di that is less than the depth of the cavity 22. All of the tool, except for that portion necessary to form the annular channel 30 to a desired width, overlies the cavity 20 and does not contact the metallic substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9519824A JP2000500619A (en) | 1995-11-20 | 1996-11-18 | Ground ring for metal electronic package |
KR1019980703735A KR19990071466A (en) | 1995-11-20 | 1996-11-18 | Ground ring for metal electronic package |
EP96941385A EP0956589A1 (en) | 1995-11-20 | 1996-11-18 | Ground ring for metal electronic package |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US737495P | 1995-11-20 | 1995-11-20 | |
US60/007,374 | 1995-11-20 | ||
US08/749,259 US5764484A (en) | 1996-11-15 | 1996-11-15 | Ground ring for a metal electronic package |
US08/749,259 | 1996-11-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997019470A1 true WO1997019470A1 (en) | 1997-05-29 |
Family
ID=26676905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/018479 WO1997019470A1 (en) | 1995-11-20 | 1996-11-18 | Ground ring for metal electronic package |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0956589A1 (en) |
JP (1) | JP2000500619A (en) |
KR (1) | KR19990071466A (en) |
TW (1) | TW434870B (en) |
WO (1) | WO1997019470A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018006408A (en) * | 2016-06-28 | 2018-01-11 | 株式会社ジェイデバイス | Semiconductor package and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3819431A (en) * | 1971-10-05 | 1974-06-25 | Kulite Semiconductor Products | Method of making transducers employing integral protective coatings and supports |
US4688077A (en) * | 1982-03-29 | 1987-08-18 | Fujitsu Limited | Semiconductor device having radiator |
US5023398A (en) * | 1988-10-05 | 1991-06-11 | Olin Corporation | Aluminum alloy semiconductor packages |
US5353195A (en) * | 1993-07-09 | 1994-10-04 | General Electric Company | Integral power and ground structure for multi-chip modules |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4939316A (en) * | 1988-10-05 | 1990-07-03 | Olin Corporation | Aluminum alloy semiconductor packages |
JP2598129B2 (en) * | 1989-05-18 | 1997-04-09 | 三菱電機株式会社 | Semiconductor device |
JPH0423441A (en) * | 1990-05-18 | 1992-01-27 | Fujitsu Ltd | Ceramic package semiconductor device and manufacture thereof |
US6262477B1 (en) * | 1993-03-19 | 2001-07-17 | Advanced Interconnect Technologies | Ball grid array electronic package |
EP0645953B1 (en) * | 1993-09-29 | 1997-08-06 | Siemens NV | Method of producing a two or multilayer wiring structure and two or multilayer structure made thereof |
US5629835A (en) * | 1994-07-19 | 1997-05-13 | Olin Corporation | Metal ball grid array package with improved thermal conductivity |
-
1996
- 1996-11-18 JP JP9519824A patent/JP2000500619A/en active Pending
- 1996-11-18 WO PCT/US1996/018479 patent/WO1997019470A1/en not_active Application Discontinuation
- 1996-11-18 EP EP96941385A patent/EP0956589A1/en not_active Withdrawn
- 1996-11-18 KR KR1019980703735A patent/KR19990071466A/en not_active Application Discontinuation
-
1997
- 1997-02-20 TW TW086102000A patent/TW434870B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3819431A (en) * | 1971-10-05 | 1974-06-25 | Kulite Semiconductor Products | Method of making transducers employing integral protective coatings and supports |
US4688077A (en) * | 1982-03-29 | 1987-08-18 | Fujitsu Limited | Semiconductor device having radiator |
US5023398A (en) * | 1988-10-05 | 1991-06-11 | Olin Corporation | Aluminum alloy semiconductor packages |
US5353195A (en) * | 1993-07-09 | 1994-10-04 | General Electric Company | Integral power and ground structure for multi-chip modules |
Non-Patent Citations (1)
Title |
---|
See also references of EP0956589A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018006408A (en) * | 2016-06-28 | 2018-01-11 | 株式会社ジェイデバイス | Semiconductor package and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
EP0956589A4 (en) | 1999-11-17 |
TW434870B (en) | 2001-05-16 |
KR19990071466A (en) | 1999-09-27 |
EP0956589A1 (en) | 1999-11-17 |
JP2000500619A (en) | 2000-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5764484A (en) | Ground ring for a metal electronic package | |
US6462414B1 (en) | Integrated circuit package utilizing a conductive structure for interlocking a conductive ball to a ball pad | |
US6057601A (en) | Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate | |
US6020217A (en) | Semiconductor devices with CSP packages and method for making them | |
US5463246A (en) | Large scale high density semiconductor apparatus | |
US6903012B2 (en) | Sloped via contacts | |
US8641913B2 (en) | Fine pitch microcontacts and method for forming thereof | |
EP1030369B1 (en) | Multichip module structure and method for manufacturing the same | |
KR100522620B1 (en) | Semiconductor device | |
US8350364B2 (en) | Electronic component with semiconductor chips, electronic assembly composed of stacked semiconductor chips, and methods for producing an electronic component and an electronic assembly | |
US5841191A (en) | Ball grid array package employing raised metal contact rings | |
US5668409A (en) | Integrated circuit with edge connections and method | |
US5358826A (en) | Method of fabricating metallized chip carries from wafer-shaped substrates | |
US20030160339A1 (en) | Electronic component and fabrication method thereof | |
US5760466A (en) | Semiconductor device having improved heat resistance | |
US6512288B1 (en) | Circuit board semiconductor package | |
WO1997019470A1 (en) | Ground ring for metal electronic package | |
US3639811A (en) | Semiconductor with bonded electrical contact | |
CN1445846A (en) | Chip ratio package and manufacturing method thereof | |
CN112820654A (en) | Intelligent power chip structure and manufacturing method thereof | |
KR100384333B1 (en) | fabrication method of semiconductor chip for semiconductor package from wafer | |
US20230230906A1 (en) | Manufacturing of electronic components | |
US6312975B1 (en) | Semiconductor package and method of manufacturing the same | |
US20020076852A1 (en) | Method for manufacturing a component which is encapsulated in plastic, and a component which is encapsulated in plastic | |
KR100337452B1 (en) | Circuit tape applied to the manufacture of semiconductor packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 519824 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019980703735 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996941385 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019980703735 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1996941385 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1996941385 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1019980703735 Country of ref document: KR |