JP2000339959A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000339959A5 JP2000339959A5 JP1999151913A JP15191399A JP2000339959A5 JP 2000339959 A5 JP2000339959 A5 JP 2000339959A5 JP 1999151913 A JP1999151913 A JP 1999151913A JP 15191399 A JP15191399 A JP 15191399A JP 2000339959 A5 JP2000339959 A5 JP 2000339959A5
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- circuit
- sel
- clock
- lck
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15191399A JP4268726B2 (ja) | 1999-05-31 | 1999-05-31 | 半導体装置 |
| US09/437,739 US6278303B1 (en) | 1999-05-31 | 1999-11-10 | Semiconductor device that can have standby current reduced by ceasing supply of clock signal, and that can maintain status of internal circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15191399A JP4268726B2 (ja) | 1999-05-31 | 1999-05-31 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000339959A JP2000339959A (ja) | 2000-12-08 |
| JP2000339959A5 true JP2000339959A5 (enExample) | 2006-06-15 |
| JP4268726B2 JP4268726B2 (ja) | 2009-05-27 |
Family
ID=15528946
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15191399A Expired - Fee Related JP4268726B2 (ja) | 1999-05-31 | 1999-05-31 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6278303B1 (enExample) |
| JP (1) | JP4268726B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4008583B2 (ja) * | 1998-07-22 | 2007-11-14 | 株式会社沖データ | 電子機器 |
| KR100543934B1 (ko) * | 2000-05-31 | 2006-01-23 | 주식회사 하이닉스반도체 | 반도체 메모리 장치에서 어드레스 및 데이터 억세스타임을 고속으로 하는 제어 및 어드레스 장치 |
| JP2002093167A (ja) * | 2000-09-08 | 2002-03-29 | Mitsubishi Electric Corp | 半導体記憶装置 |
| US7177208B2 (en) * | 2005-03-11 | 2007-02-13 | Micron Technology, Inc. | Circuit and method for operating a delay-lock loop in a power saving manner |
| JP4862588B2 (ja) * | 2006-09-27 | 2012-01-25 | ソニー株式会社 | クロック制御回路および半導体集積回路 |
| KR100917630B1 (ko) * | 2008-04-30 | 2009-09-17 | 주식회사 하이닉스반도체 | 지연 고정 루프 회로 |
| KR101027688B1 (ko) | 2009-09-30 | 2011-04-12 | 주식회사 하이닉스반도체 | 반도체 장치 |
| KR101253443B1 (ko) * | 2011-06-09 | 2013-04-11 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그 동작 방법 |
| US9438254B1 (en) * | 2015-05-21 | 2016-09-06 | Stmicroelectronics International N.V. | Charge pump circuit for a phase locked loop |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4025720A (en) * | 1975-05-30 | 1977-05-24 | Gte Automatic Electric Laboratories Incorporated | Digital bit rate converter |
| US5339278A (en) * | 1993-04-12 | 1994-08-16 | Motorola, Inc. | Method and apparatus for standby recovery in a phase locked loop |
| JP3048495B2 (ja) * | 1994-01-07 | 2000-06-05 | 沖電気工業株式会社 | クロック回路 |
| US5703537A (en) * | 1996-07-03 | 1997-12-30 | Microclock Incorporated | Phase-locked loop clock circuit for generation of audio sampling clock signals from video reference signals |
| KR100295045B1 (ko) * | 1998-06-23 | 2001-07-12 | 윤종용 | 지연동기루프(dll)를구비한반도체메모리장치 |
-
1999
- 1999-05-31 JP JP15191399A patent/JP4268726B2/ja not_active Expired - Fee Related
- 1999-11-10 US US09/437,739 patent/US6278303B1/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI465044B (zh) | 含有脈波寬度調變模組之數位處理器,該模組具有動態可調整的相位補償能力、高速運算及多脈波寬度調變工作週期暫存器之同步更新 | |
| JP2000339959A5 (enExample) | ||
| JP2000021165A5 (enExample) | ||
| CA2457843A1 (en) | Programmable even-number clock divider circuit with duty cycle correction and optional phase shift | |
| WO2005011118A3 (en) | A digital pulse width modulator | |
| DE60000947D1 (de) | Mehrschichtige Struktur, die durch Wiederverschliessung der Extrusionsblase erhalten wird | |
| EP2491654A1 (en) | Ring oscillator, time-digital converter circuit and relating method of time-digital measure | |
| CA2338320A1 (en) | Integrated data clock extractor | |
| WO2005039050A3 (de) | Master-latchschaltung mit signalpegelverschiebung für ein dynamisches flip-flop | |
| AU2003250200A1 (en) | Clock generator for integrated circuit | |
| WO2006044111A3 (en) | Circuit and method for interpolative delay | |
| JP2002530921A5 (enExample) | ||
| JP2001514393A5 (enExample) | ||
| EP0897229A3 (en) | Clock recovery circuit | |
| CN101989857B (zh) | 用于在半导体集成电路中产生时钟的装置 | |
| WO2003028221A1 (en) | Parallel/serial conversion circuit, optical output control circuit, and optical recording apparatus | |
| JP2003245242A5 (enExample) | ||
| FR2809174B1 (fr) | Structure vibrante a deux oscillateurs couples, notamment pour un gyrometre | |
| AU2003302953A1 (en) | Low lock time delay locked loops using time cycle supppressor | |
| WO2002093749A3 (de) | Verfahren zur erzeugung eines internen taktes in einer elektrischen schaltung und entsprechende elektrische schaltung mit einem zentralen taktgenerator | |
| KR970705233A (ko) | 요구에 기초한 게이트 클록 발생 회로(circuit for generating a demand-based gated clock) | |
| JP2001060851A5 (enExample) | ||
| WO2006004705A3 (en) | Dynamic-to-static logic converter | |
| KR970072615A (ko) | 동기화 가능한 전류 공급 | |
| JP2606550B2 (ja) | 位相比較回路 |