JP2000323617A - 高周波用半導体パッケージ - Google Patents
高周波用半導体パッケージInfo
- Publication number
- JP2000323617A JP2000323617A JP11131170A JP13117099A JP2000323617A JP 2000323617 A JP2000323617 A JP 2000323617A JP 11131170 A JP11131170 A JP 11131170A JP 13117099 A JP13117099 A JP 13117099A JP 2000323617 A JP2000323617 A JP 2000323617A
- Authority
- JP
- Japan
- Prior art keywords
- package
- semiconductor element
- ground
- wire
- grounding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6611—Wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48233—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4905—Shape
- H01L2224/49051—Connectors having different shapes
- H01L2224/49052—Different loop heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83009—Pre-treatment of the layer connector or the bonding area
- H01L2224/83051—Forming additional members, e.g. dam structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Waveguides (AREA)
Abstract
地面にワイヤボンディングされた領域を非常に短距離で
接続でき、高周波特性劣化の原因となるインダクタンス
成分を非常に低く抑えることができる高周波用半導体パ
ッケージを得る。 【解決手段】 接合材6の流れ出しがワイヤボンド不着
にならないように、スリット10を半導体素子2の外側
に点線状に配置した。
Description
る半導体素子を実装する、低コストかつ低損失パッケー
ジに関するものである。
くなってきた場合、半導体素子を正常に動作させるた
め、パッケージの接地面(以下、「PKG−GND面」
と略記する)への接合、またパッケージ(以下、「PK
G」と略記する)自身の接地(以下、「GND」と略記
する)構造が非常に重要となってくる。従来は半導体素
子のGNDとなる部分から直下にビアホールと言われる
穴を開け、最短でPKG−GNDに接合させたり、ま
た、GND面を安定させるためにPKGとしては金属P
KG(特にGND面)を使用していたりした。
バイスに低価格化の流れがあり、上記に示したような半
導体素子へのビアホールや金属PKGの適用が困難とな
っており、これに代わりワイヤ結線によるGND導通、
セラミックベースPKGへ変化してきている。この中で
動作周波数が1GHz以上越えて高くなると、結線ワイ
ヤ自身やPKG−GND面の配置によっては、GND自
身がL成分(インダクタンス)を持ち、特性劣化の原因
となる。
6において、1はセラミックPKG、2は半導体素子、
3は外部回路と半導体素子とを電気的に導通させるイン
ナーリード配線、4は金線、5はセラミック上にメタラ
イズをしたGNDエリア、6は半導体素子2をPKG1
に接続するための接合材、7は半導体素子2のGND端
子を金線4を介してPKGのGNDエリア5にワイヤボ
ンドするに当たり、半導体素子の接合材流れを防止する
ための半田流れ止め(メタライズ抜きパターン)であ
り、その外側にワイヤボンドを行っている。また、図7
はこのPKGの断面図である。
周波用半導体パッケージは、半導体素子2からGNDメ
タライズ5間までと、ワイヤボンディングから半導体素
子2直下のGND面までに図8に示す矢印の様に距離が
あり、これがL成分(インダクタンス)となり、半導体
素子2の特性(特にゲイン)低下となるという問題があ
った。
なされたものであり、本発明の目的はGNDにボンディ
ングするワイヤは非常に短距離で半導体素子上GNDと
PKG−GND面を接合でき、また、半導体素子直下の
GNDエリアとPKG−GND面にボンディングされた
エリアを非常に短距離で接続でき、高周波特性劣化の原
因となるインダクタンス成分を非常に低く抑えることが
できる高周波用半導体パッケージを提供することであ
る。
波用半導体パッケージは、半導体素子上の接地用電極と
パッケージの接地面とを結線する接地用ワイヤの前記パ
ッケージの接地面において、前記パッケージ上にメッキ
を抜いたスリット状の領域を点線状に設けた、前記半導
体素子実装面が接地面となるものである。
パッケージは、パッケージ上の点線状のメッキを抜いた
スリット状の領域が、半導体素子実装時の接合材はみだ
しによるワイヤ不着を防止し、また前記半導体素子直下
の接地領域と前記接地用ワイヤの前記パッケージの接地
領域が非常に短距離となるようにしたものである。
体パッケージは、半導体素子上の接地用電極からパッケ
ージの接地面を結線する接地用ワイヤの前記パッケージ
側の接地面において、前記パッケージ側の接地面に導電
性接合剤を介した金属のプレートを備え、前記プレート
上に半導体素子上の接地用電極からパッケージの接地面
を結線する接地用ワイヤを接合可能にした、前記半導体
素子実装面が接地面となるものである。
パッケージは、金属のプレートが、半導体素子実装時の
接合材はみだしによるワイヤ不着を防止し、また前記半
導体素子直下の接地領域と前記接地用ワイヤの前記パッ
ケージの接地領域が非常に短距離となるようにしたもの
である。
体パッケージは、半導体素子上の接地用電極からパッケ
ージの接地面を結線する接地用ワイヤの前記パッケージ
側の接地面において、前記パッケージ側の接地面に横長
の長方形形状の誘電体を設け、前記誘電体の外側であっ
て前記半導体素子の反対側に、半導体素子上の接地用電
極からパッケージの接地面を結線する接地用ワイヤを接
合可能にした、前記半導体素子実装面が接地面となるも
のである。
パッケージは、横長の長方形形状の誘電体が、半導体素
子実装時の接合材はみだしによるワイヤ不着を防止し、
また前記半導体素子直下の接地領域と前記接地用ワイヤ
の前記パッケージの接地領域が非常に短距離となるよう
にしたものである。
の発明の実施の形態について説明する。
て、この発明の実施の形態1について説明する。図1
は、この発明の実施の形態1における高周波用半導体パ
ッケージ示す斜視図である。図1を参照して、1はセラ
ミックPKG、2は5.0GHz以上で動作するGaA
s−MMIC等の半導体素子、2aは半導体素子2上の
接地用電極、3は外部回路と半導体素子とを電気的に導
通させるインナーリード配線、4は接地用ワイヤである
金線、5はセラミック上にメタライズをした、パッケー
ジの接地面であるGNDエリア、6は半導体素子2をP
KG1に接続するための接合材、10は半導体素子2の
GND端子を金線4を介してPKGのGNDエリア5に
ワイヤボンドする際、接合材6の流れ出しがこのワイヤ
ボンド不着にならないようにスリットを点線上に配置し
たものであり、このスリット10はGND面5のメッキ
を抜いたものであって、そのスリット1つの概略寸法は
長さ約0.3mm×幅約0.15mmであり、セラミック、
または半田が流れない金属で覆われている。
おける高周波用半導体パッケージによれば、接合材6の
流れ出しがワイヤボンド不着にならないようにスリット
を点線状に配置したので、GNDにボンディングするワ
イヤは非常に短距離で半導体素子上GNDとPKG−G
ND面5を接合でき、また半導体素子2直下のGNDエ
リアとPKG−GND面5にボンディングされたエリア
を、図2の矢印に示すように非常に短距離で接続でき、
高周波特性劣化の原因となるインダクタンス成分を非常
に低く抑えることができる。
前記実施の形態1の目的と同じであって、図3に示すよ
うに半導体素子2の両端に金属のプレート20を半田付
け、もしくは導電性樹脂で接合させ、この金属プレート
20上に半導体素子2上のGNDボンディングを行って
いる。この金属プレート20の材質はFe-Ni-Co合金また
はCu材であり、その最終表面処理はAu蒸着またはAuメッ
キが必要である。また、この金属プレート20の概略寸
法は、幅約0.3mm×長さ約2.5mm×高さ約0.2mm
であって、これにより半導体素子2の半田流れを防止す
るとともに、半導体素子2上からワイヤボンドされた金
属プレート20は非常に短距離で、かつインダクタンス
成分を非常に低くしてPKG−GND面に接続できるた
め、特性劣化の低下を防止することができる。
前記実施の形態1の目的と同じであるが、図4に示すよ
うにPKG−GND面5で半導体素子を実装する両端に
誘電体30を設ける。この誘電体30の概略寸法は、幅
約0.2mm×長さ約2.5mm×高さ約30〜40μmで
あって、この誘電体30の直下は金属面であり、半導体
素子直下とPKG−GND面にボンディングされたエリ
ヤを非常に短距離で接続でき、高周波特性劣化の原因と
なるインダクタンス成分を非常に低く抑えることができ
るとともに、この図4において誘電体30はダム状形状
をしているので、接合材の流れを半田材のみならず樹脂
材の様なものでも確実に防止することができる。
ム状形状である場合について説明したが、前記実施の形
態1の様な点線状のスリットでも、前記実施の形態2の
様な横長の長方形形状であってもよく、上記実施の形態
3と同様な効果を奏する。
れているので、以下に示すような効果を奏する。
導体素子の接合材流れを防止するとともに、接地面にボ
ンディングするワイヤは、半導体素子直下の接地エリア
とパッケージの接地面にボンディングされたエリアを非
常に短距離で接続でき、高周波特性劣化の原因となるイ
ンダクタンス成分を非常に低く抑えることができる。
ば、半導体素子実装時の接合材はみだしによるワイヤ不
着を防止し、また前記半導体素子直下の接地領域と前記
接地用ワイヤの前記パッケージの接地領域が非常に短距
離となるようにできる。
体パッケージを示す斜視図である。
体パッケージにおける電流の流れを示す斜視図である。
体パッケージを示す斜視図である。
体パッケージを示す斜視図である。
体パッケージの断面図である。
である。
る。
の流れを示す斜視図である。
Claims (6)
- 【請求項1】 半導体素子上の接地用電極とパッケージ
の接地面とを結線する接地用ワイヤの前記パッケージの
接地面において、前記パッケージ上にメッキを抜いたス
リット状の領域を点線状に設けた、前記半導体素子実装
面が接地面となる高周波用半導体パッケージ。 - 【請求項2】 パッケージ上の点線状のメッキを抜いた
スリット状の領域が、半導体素子実装時の接合材はみだ
しによるワイヤ不着を防止し、また前記半導体素子直下
の接地領域と前記接地用ワイヤの前記パッケージの接地
領域が非常に短距離となるようにしたことを特徴とす
る、請求項1に記載の高周波用半導体セラミックパッケ
ージ。 - 【請求項3】 半導体素子上の接地用電極からパッケー
ジの接地面を結線する接地用ワイヤの前記パッケージ側
の接地面において、前記パッケージ側の接地面に導電性
接合剤を介した金属のプレートを備え、前記プレート上
に半導体素子上の接地用電極からパッケージの接地面を
結線する接地用ワイヤを接合可能にした、前記半導体素
子実装面が接地面となる高周波用半導体パッケージ。 - 【請求項4】 金属のプレートが、半導体素子実装時の
接合材はみだしによるワイヤ不着を防止し、また前記半
導体素子直下の接地領域と前記接地用ワイヤの前記パッ
ケージの接地領域が非常に短距離となるようにしたこと
を特徴とする、請求項3に記載の高周波用半導体セラミ
ックパッケージ。 - 【請求項5】 半導体素子上の接地用電極からパッケー
ジの接地面を結線する接地用ワイヤの前記パッケージ側
の接地面において、前記パッケージ側の接地面に横長の
長方形形状の誘電体を設け、前記誘電体の外側であって
前記半導体素子の反対側に、半導体素子上の接地用電極
からパッケージの接地面を結線する接地用ワイヤを接合
可能にした、前記半導体素子実装面が接地面となる高周
波用半導体パッケージ。 - 【請求項6】 横長の長方形形状の誘電体が、半導体素
子実装時の接合材はみだしによるワイヤ不着を防止し、
また前記半導体素子直下の接地領域と前記接地用ワイヤ
の前記パッケージの接地領域が非常に短距離となるよう
にしたことを特徴とする、請求項5に記載の高周波用半
導体セラミックパッケージ。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11131170A JP2000323617A (ja) | 1999-05-12 | 1999-05-12 | 高周波用半導体パッケージ |
US09/377,899 US6225693B1 (en) | 1999-05-12 | 1999-08-20 | Semiconductor package for radio frequency |
CN99127064A CN1133212C (zh) | 1999-05-12 | 1999-12-24 | 高频用半导体封装体 |
TW089108595A TW448549B (en) | 1999-05-12 | 2000-05-05 | A semiconductor package for radio frequency |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11131170A JP2000323617A (ja) | 1999-05-12 | 1999-05-12 | 高周波用半導体パッケージ |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2000323617A true JP2000323617A (ja) | 2000-11-24 |
Family
ID=15051656
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11131170A Pending JP2000323617A (ja) | 1999-05-12 | 1999-05-12 | 高周波用半導体パッケージ |
Country Status (4)
Country | Link |
---|---|
US (1) | US6225693B1 (ja) |
JP (1) | JP2000323617A (ja) |
CN (1) | CN1133212C (ja) |
TW (1) | TW448549B (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006524904A (ja) * | 2003-02-10 | 2006-11-02 | スカイワークス ソリューションズ,インコーポレイテッド | インダクタンスが減少し、ダイ接着剤の流出が減少した半導体ダイパッケージ |
JP2007329502A (ja) * | 2007-08-16 | 2007-12-20 | Toshiba Corp | 発光装置 |
JP2009065199A (ja) * | 2008-11-17 | 2009-03-26 | Toshiba Corp | 発光装置 |
KR20140080575A (ko) * | 2012-12-12 | 2014-07-01 | 한국전자통신연구원 | 패키지 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4408832B2 (ja) * | 2005-05-20 | 2010-02-03 | Necエレクトロニクス株式会社 | 半導体装置 |
WO2009146439A1 (en) | 2008-05-30 | 2009-12-03 | Colorado State University Research Foundation | System, method and apparatus for generating plasma |
US8222822B2 (en) | 2009-10-27 | 2012-07-17 | Tyco Healthcare Group Lp | Inductively-coupled plasma device |
FR2962578B1 (fr) * | 2010-07-09 | 2012-08-03 | E2V Semiconductors | Composant électronique en boitier céramique |
CN111599788B (zh) * | 2020-05-09 | 2022-04-01 | 中国电子科技集团公司第十三研究所 | 0.5mm节距的高频无引线陶瓷外壳的测试方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61101052A (ja) | 1984-10-24 | 1986-05-19 | Nec Corp | 半導体装置の組立方法 |
US6001673A (en) * | 1999-02-11 | 1999-12-14 | Ericsson Inc. | Methods for packaging integrated circuit devices including cavities adjacent active regions |
-
1999
- 1999-05-12 JP JP11131170A patent/JP2000323617A/ja active Pending
- 1999-08-20 US US09/377,899 patent/US6225693B1/en not_active Expired - Fee Related
- 1999-12-24 CN CN99127064A patent/CN1133212C/zh not_active Expired - Fee Related
-
2000
- 2000-05-05 TW TW089108595A patent/TW448549B/zh not_active IP Right Cessation
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006524904A (ja) * | 2003-02-10 | 2006-11-02 | スカイワークス ソリューションズ,インコーポレイテッド | インダクタンスが減少し、ダイ接着剤の流出が減少した半導体ダイパッケージ |
JP2007329502A (ja) * | 2007-08-16 | 2007-12-20 | Toshiba Corp | 発光装置 |
JP2009065199A (ja) * | 2008-11-17 | 2009-03-26 | Toshiba Corp | 発光装置 |
KR20140080575A (ko) * | 2012-12-12 | 2014-07-01 | 한국전자통신연구원 | 패키지 |
KR101991259B1 (ko) * | 2012-12-12 | 2019-06-24 | 한국전자통신연구원 | 고전력 소자용 패키지 |
Also Published As
Publication number | Publication date |
---|---|
US6225693B1 (en) | 2001-05-01 |
TW448549B (en) | 2001-08-01 |
CN1274172A (zh) | 2000-11-22 |
CN1133212C (zh) | 2003-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5057805A (en) | Microwave semiconductor device | |
US5977631A (en) | Semiconductor device including a semiconductor package with electromagnetic coupling slots | |
US7042087B2 (en) | Hybrid integrated circuit device | |
JP2000323617A (ja) | 高周波用半導体パッケージ | |
US7102211B2 (en) | Semiconductor device and hybrid integrated circuit device | |
WO2001008221A9 (fr) | Module haute frequence | |
JPH0563454A (ja) | 半導体装置 | |
JP2010034212A (ja) | 高周波セラミックパッケージおよびその作製方法 | |
CN113130429A (zh) | 半导体装置 | |
JP3773803B2 (ja) | 半導体素子実装用パッケージおよび半導体素子実装方法 | |
JP2513835B2 (ja) | 半導体装置 | |
JP4395909B2 (ja) | Icパッケージ及びicチップ | |
JP2970626B2 (ja) | 半導体集積回路装置用リードフレーム、および半導体集積回路装置 | |
JP2002110889A (ja) | 半導体装置及びその製造方法 | |
JP2830221B2 (ja) | ハイブリッド集積回路のマウント構造 | |
JPH0917918A (ja) | 混成集積回路 | |
JPH05211274A (ja) | リードフレーム及び半導体装置 | |
JP4296916B2 (ja) | 半導体装置 | |
JP3764589B2 (ja) | 表面実装型の半導体装置、及び、該半導体装置を実装した基板 | |
JPH04137739A (ja) | 混成集積回路 | |
JP2001284490A (ja) | 高周波接地構造 | |
JP2806343B2 (ja) | マルチチップモジュールおよびそのチップキャリア | |
JP3462080B2 (ja) | 高周波用半導体素子収納用パッケージ | |
JP2022027523A (ja) | リード型圧電発振器 | |
JP4365065B2 (ja) | 高周波用パッケージ、それの回路基板との接続構造および接続方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20040629 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060412 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061020 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070515 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071002 |