JP2000215028A - 乗算器／アキュムレ―タ・ユニット - Google Patents

乗算器／アキュムレ―タ・ユニット

Info

Publication number
JP2000215028A
JP2000215028A JP11321529A JP32152999A JP2000215028A JP 2000215028 A JP2000215028 A JP 2000215028A JP 11321529 A JP11321529 A JP 11321529A JP 32152999 A JP32152999 A JP 32152999A JP 2000215028 A JP2000215028 A JP 2000215028A
Authority
JP
Japan
Prior art keywords
input
bit
gate
output
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11321529A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000215028A5 (OSRAM
Inventor
Jean-Pierre Giacalone
− ピエレ ジアカローネ ジーン
Francois Theodorou
セオドロウ フランコイス
Alain Boyadjian
ボヤドジィアン アレイン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JP2000215028A publication Critical patent/JP2000215028A/ja
Publication of JP2000215028A5 publication Critical patent/JP2000215028A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G06F7/49921—Saturation, i.e. clipping the result to a minimum or maximum value
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/382—Reconfigurable for different fixed word lengths
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49963—Rounding to nearest
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49968—Rounding towards positive infinity

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
JP11321529A 1998-10-06 1999-10-06 乗算器／アキュムレ―タ・ユニット Pending JP2000215028A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP98402452A EP0992885B1 (en) 1998-10-06 1998-10-06 Multiplier accumulator circuits
EP98402452.1 1998-10-06

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009255129A Division JP5273866B2 (ja) 1998-10-06 2009-11-06 乗算器／アキュムレータ・ユニット

Publications (2)

Publication Number Publication Date
JP2000215028A true JP2000215028A (ja) 2000-08-04
JP2000215028A5 JP2000215028A5 (OSRAM) 2009-03-26

Family

ID=8235509

Family Applications (2)

Application Number Title Priority Date Filing Date
JP11321529A Pending JP2000215028A (ja) 1998-10-06 1999-10-06 乗算器／アキュムレ―タ・ユニット
JP2009255129A Expired - Lifetime JP5273866B2 (ja) 1998-10-06 2009-11-06 乗算器／アキュムレータ・ユニット

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2009255129A Expired - Lifetime JP5273866B2 (ja) 1998-10-06 2009-11-06 乗算器／アキュムレータ・ユニット

Country Status (3)

Country Link
EP (1) EP0992885B1 (OSRAM)
JP (2) JP2000215028A (OSRAM)
DE (1) DE69832985T2 (OSRAM)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011248904A (ja) * 2006-01-20 2011-12-08 Qualcomm Incorporated 予め飽和させる固定小数点乗算器
JP2012505455A (ja) * 2008-10-08 2012-03-01 アーム・リミテッド Ｓｉｍｄ積和演算動作を行うための装置及び方法
JP2016045685A (ja) * 2014-08-22 2016-04-04 富士通株式会社 乗算回路及びその乗算方法
US9483442B2 (en) 2013-09-13 2016-11-01 Kabushiki Kaisha Toshiba Matrix operation apparatus

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8620980B1 (en) 2005-09-27 2013-12-31 Altera Corporation Programmable device with specialized multiplier blocks
US7513702B2 (en) * 2005-11-16 2009-04-07 Va, Inc. Non-contact shutter activation system and method
US8301681B1 (en) 2006-02-09 2012-10-30 Altera Corporation Specialized processing block for programmable logic device
US8266198B2 (en) * 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8266199B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
EP1984810B1 (en) * 2006-02-15 2017-03-22 QUALCOMM Incorporated A booth multiplier with enhanced reduction tree circuitry
US7797366B2 (en) 2006-02-15 2010-09-14 Qualcomm Incorporated Power-efficient sign extension for booth multiplication methods and systems
US7809783B2 (en) 2006-02-15 2010-10-05 Qualcomm Incorporated Booth multiplier with enhanced reduction tree circuitry
US7836117B1 (en) 2006-04-07 2010-11-16 Altera Corporation Specialized processing block for programmable logic device
US7822799B1 (en) 2006-06-26 2010-10-26 Altera Corporation Adder-rounder circuitry for specialized processing block in programmable logic device
US8386550B1 (en) 2006-09-20 2013-02-26 Altera Corporation Method for configuring a finite impulse response filter in a programmable logic device
US7930336B2 (en) 2006-12-05 2011-04-19 Altera Corporation Large multiplier for programmable logic device
US8386553B1 (en) 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US7814137B1 (en) 2007-01-09 2010-10-12 Altera Corporation Combined interpolation and decimation filter for programmable logic device
US7865541B1 (en) 2007-01-22 2011-01-04 Altera Corporation Configuring floating point operations in a programmable logic device
US8650231B1 (en) 2007-01-22 2014-02-11 Altera Corporation Configuring floating point operations in a programmable device
US8645450B1 (en) 2007-03-02 2014-02-04 Altera Corporation Multiplier-accumulator circuitry and methods
US7949699B1 (en) 2007-08-30 2011-05-24 Altera Corporation Implementation of decimation filter in integrated circuit device using ram-based data storage
US8959137B1 (en) 2008-02-20 2015-02-17 Altera Corporation Implementing large multipliers in a programmable integrated circuit device
US8244789B1 (en) 2008-03-14 2012-08-14 Altera Corporation Normalization of floating point operations in a programmable integrated circuit device
US8626815B1 (en) 2008-07-14 2014-01-07 Altera Corporation Configuring a programmable integrated circuit device to perform matrix multiplication
US8255448B1 (en) 2008-10-02 2012-08-28 Altera Corporation Implementing division in a programmable integrated circuit device
US8307023B1 (en) 2008-10-10 2012-11-06 Altera Corporation DSP block for implementing large multiplier on a programmable integrated circuit device
US8468192B1 (en) 2009-03-03 2013-06-18 Altera Corporation Implementing multipliers in a programmable integrated circuit device
US8706790B1 (en) 2009-03-03 2014-04-22 Altera Corporation Implementing mixed-precision floating-point operations in a programmable integrated circuit device
US8886696B1 (en) 2009-03-03 2014-11-11 Altera Corporation Digital signal processing circuitry with redundancy and ability to support larger multipliers
US8549055B2 (en) 2009-03-03 2013-10-01 Altera Corporation Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry
US8805916B2 (en) 2009-03-03 2014-08-12 Altera Corporation Digital signal processing circuitry with redundancy and bidirectional data paths
US8645449B1 (en) 2009-03-03 2014-02-04 Altera Corporation Combined floating point adder and subtractor
US8650236B1 (en) 2009-08-04 2014-02-11 Altera Corporation High-rate interpolation or decimation filter in integrated circuit device
US8396914B1 (en) 2009-09-11 2013-03-12 Altera Corporation Matrix decomposition in an integrated circuit device
US8412756B1 (en) 2009-09-11 2013-04-02 Altera Corporation Multi-operand floating point operations in a programmable integrated circuit device
US7948267B1 (en) 2010-02-09 2011-05-24 Altera Corporation Efficient rounding circuits and methods in configurable integrated circuit devices
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8601044B2 (en) 2010-03-02 2013-12-03 Altera Corporation Discrete Fourier Transform in an integrated circuit device
US8458243B1 (en) 2010-03-03 2013-06-04 Altera Corporation Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering
US8484265B1 (en) 2010-03-04 2013-07-09 Altera Corporation Angular range reduction in an integrated circuit device
US8510354B1 (en) 2010-03-12 2013-08-13 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8862650B2 (en) 2010-06-25 2014-10-14 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8589463B2 (en) 2010-06-25 2013-11-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8577951B1 (en) 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8645451B2 (en) 2011-03-10 2014-02-04 Altera Corporation Double-clocked specialized processing block in an integrated circuit device
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US8543634B1 (en) 2012-03-30 2013-09-24 Altera Corporation Specialized processing block for programmable integrated circuit device
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US8996600B1 (en) 2012-08-03 2015-03-31 Altera Corporation Specialized processing block for implementing floating-point multiplier with subnormal operation support
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US9379687B1 (en) 2014-01-14 2016-06-28 Altera Corporation Pipelined systolic finite impulse response filter
US9684488B2 (en) 2015-03-26 2017-06-20 Altera Corporation Combined adder and pre-adder for high-radix multiplier circuit
US10140090B2 (en) 2016-09-28 2018-11-27 International Business Machines Corporation Computing and summing up multiple products in a single multiplier
US10275391B2 (en) * 2017-01-23 2019-04-30 International Business Machines Corporation Combining of several execution units to compute a single wide scalar result
US10942706B2 (en) 2017-05-05 2021-03-09 Intel Corporation Implementation of floating-point trigonometric functions in an integrated circuit device
EP4024200A4 (en) * 2019-09-20 2022-08-24 Huawei Technologies Co., Ltd. MULTIPLIER
EP3798893B1 (en) * 2019-09-26 2022-12-14 Rambus Inc. Side-channel attack protected gates having low-latency and reduced complexity
US11327718B2 (en) 2020-03-19 2022-05-10 Kabushiki Kaisha Toshiba Arithmetic circuitry for power-efficient multiply-add operations
RU2744815C1 (ru) * 2020-06-22 2021-03-16 федеральное государственное автономное образовательное учреждение высшего образования "Северо-Кавказский федеральный университет" Устройство для перевода чисел из системы остаточных классов и расширения оснований
US12118060B2 (en) * 2021-12-08 2024-10-15 Tenstorrent Inc. Computational circuit with hierarchical accumulator
US12165041B2 (en) 2022-06-09 2024-12-10 Recogni Inc. Low power hardware architecture for handling accumulation overflows in a convolution operation
CN119512501B (zh) * 2024-11-01 2026-03-17 杭州电子科技大学 一种基于基-4Booth编码和改进Wallace压缩树的乘法器

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61241877A (ja) * 1985-04-18 1986-10-28 Fanuc Ltd 空間積和演算装置
JPS61241879A (ja) * 1985-04-18 1986-10-28 Fanuc Ltd 空間積和演算装置
JPH04127210A (ja) * 1990-09-19 1992-04-28 Hitachi Ltd 低消費電力プロセッサ
JPH0613843A (ja) * 1992-06-25 1994-01-21 Nec Corp ディジタル信号処理回路
JPH06309349A (ja) * 1993-04-26 1994-11-04 Matsushita Electric Ind Co Ltd プログラム制御のプロセッサ
JPH0721155A (ja) * 1993-07-02 1995-01-24 Sony Corp 中央演算処理装置
JPH0876973A (ja) * 1994-09-07 1996-03-22 Sanyo Electric Co Ltd 演算処理装置及び拡張演算装置
JPH08180040A (ja) * 1994-12-26 1996-07-12 Sony Corp ディジタル信号処理装置
JPH0935084A (ja) * 1995-07-20 1997-02-07 Sony Computer Entertainment:Kk 画像情報処理装置及び画像情報処理方法
JPH10207859A (ja) * 1989-12-15 1998-08-07 Hitachi Ltd 消費電力制御方法，半導体集積回路装置およびマイクロプロセッサ

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0619799B2 (ja) * 1984-02-06 1994-03-16 ソニー株式会社 高速フ−リエ変換装置
US4802111A (en) * 1986-03-10 1989-01-31 Zoran Corporation Cascadable digital filter processor employing moving coefficients
JPS62233894A (ja) * 1986-04-04 1987-10-14 Fuji Electric Co Ltd ずらし類似度演算装置
JPS62260280A (ja) * 1986-05-07 1987-11-12 Sony Corp 演算処理装置
JPS6326716A (ja) * 1986-07-18 1988-02-04 Nec Ic Microcomput Syst Ltd 中央処理装置
US4876660A (en) * 1987-03-20 1989-10-24 Bipolar Integrated Technology, Inc. Fixed-point multiplier-accumulator architecture
JPH01126819A (ja) * 1987-11-12 1989-05-18 Matsushita Electric Ind Co Ltd ディジタル信号処理装置
JPH01267728A (ja) * 1988-04-19 1989-10-25 Ricoh Co Ltd 乗算器
JPH0298777A (ja) * 1988-10-05 1990-04-11 Nec Corp 並列積和演算回路及びベクトル行列積演算方法
JP2698835B2 (ja) * 1988-12-27 1998-01-19 カシオ計算機株式会社 バタフライ演算装置
JP2646778B2 (ja) * 1990-01-17 1997-08-27 日本電気株式会社 ディジタル信号処理装置
JP2570893B2 (ja) * 1990-08-16 1997-01-16 日本電気株式会社 信号処理装置
JP2822684B2 (ja) * 1991-04-05 1998-11-11 日本電気株式会社 離散コサイン変換装置および逆離散コサイン変換装置
EP0806722A1 (en) * 1996-05-06 1997-11-12 Motorola, Inc. Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range
JP3092534B2 (ja) * 1996-12-13 2000-09-25 日本電気株式会社 ブロックｉｉｒプロセッサ
US5933797A (en) * 1997-02-28 1999-08-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61241877A (ja) * 1985-04-18 1986-10-28 Fanuc Ltd 空間積和演算装置
JPS61241879A (ja) * 1985-04-18 1986-10-28 Fanuc Ltd 空間積和演算装置
JPH10207859A (ja) * 1989-12-15 1998-08-07 Hitachi Ltd 消費電力制御方法，半導体集積回路装置およびマイクロプロセッサ
JPH04127210A (ja) * 1990-09-19 1992-04-28 Hitachi Ltd 低消費電力プロセッサ
JPH0613843A (ja) * 1992-06-25 1994-01-21 Nec Corp ディジタル信号処理回路
JPH06309349A (ja) * 1993-04-26 1994-11-04 Matsushita Electric Ind Co Ltd プログラム制御のプロセッサ
JPH0721155A (ja) * 1993-07-02 1995-01-24 Sony Corp 中央演算処理装置
JPH0876973A (ja) * 1994-09-07 1996-03-22 Sanyo Electric Co Ltd 演算処理装置及び拡張演算装置
JPH08180040A (ja) * 1994-12-26 1996-07-12 Sony Corp ディジタル信号処理装置
JPH0935084A (ja) * 1995-07-20 1997-02-07 Sony Computer Entertainment:Kk 画像情報処理装置及び画像情報処理方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011248904A (ja) * 2006-01-20 2011-12-08 Qualcomm Incorporated 予め飽和させる固定小数点乗算器
JP2012505455A (ja) * 2008-10-08 2012-03-01 アーム・リミテッド Ｓｉｍｄ積和演算動作を行うための装置及び方法
US9483442B2 (en) 2013-09-13 2016-11-01 Kabushiki Kaisha Toshiba Matrix operation apparatus
JP2016045685A (ja) * 2014-08-22 2016-04-04 富士通株式会社 乗算回路及びその乗算方法

Also Published As

Publication number Publication date
JP5273866B2 (ja) 2013-08-28
EP0992885B1 (en) 2005-12-28
JP2010086547A (ja) 2010-04-15
DE69832985D1 (de) 2006-02-02
DE69832985T2 (de) 2006-08-17
EP0992885A1 (en) 2000-04-12

Similar Documents

Publication Publication Date Title
JP5273866B2 (ja) 乗算器／アキュムレータ・ユニット
US6571268B1 (en) Multiplier accumulator circuits
US7047272B2 (en) Rounding mechanisms in processors
US5790446A (en) Floating point multiplier with reduced critical paths using delay matching techniques
US7395304B2 (en) Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic
US6009451A (en) Method for generating barrel shifter result flags directly from input data
US7774400B2 (en) Method and system for performing calculation operations and a device
US5930159A (en) Right-shifting an integer operand and rounding a fractional intermediate result to obtain a rounded integer result
US5892698A (en) 2's complement floating-point multiply accumulate unit
KR19980041798A (ko) 영상처리를 위한 명령을 지원하는 모듈 계산구조
US6754689B2 (en) Method and apparatus for performing subtraction in redundant form arithmetic
US6209076B1 (en) Method and apparatus for two-stage address generation
Danysh et al. Architecture and implementation of a vector/SIMD multiply-accumulate unit
US5301139A (en) Shifter circuit for multiple precision division
US6269385B1 (en) Apparatus and method for performing rounding and addition in parallel in floating point multiplier
US5754460A (en) Method for performing signed division
US6826588B2 (en) Method and apparatus for a fast comparison in redundant form arithmetic
Farooqui et al. 64-bit media adder
EP0772817A1 (en) EXECUTION UNIT ARCHITECTECTURE TO SUPPORT x86 INSTRUCTION SET AND x86 SEGMENTED ADDRESSING
US5777907A (en) Processor for selectively performing multiplication/division
EP0992883B1 (en) Rounding mechanism
JP2002023997A (ja) 浮動小数点演算のための選択ベースの丸め方法
US6487576B1 (en) Zero anticipation method and apparatus
EP0992884B1 (en) Zero anticipation method and apparatus
WO1998029800A1 (en) Spatially pipelined arithmetic logic unit

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061006

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061006

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081023

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081028

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090128

A524 Written submission of copy of amendment under section 19 (pct)

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20090128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090807

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100108