ITTO991148A0 - Dispositivo elettronico con collegamenti a doppio filo, metodo di fabb ricazione di tale dispositivo elettronico e metodo di verifica dell'in - Google Patents

Dispositivo elettronico con collegamenti a doppio filo, metodo di fabb ricazione di tale dispositivo elettronico e metodo di verifica dell'in

Info

Publication number
ITTO991148A0
ITTO991148A0 IT99TO001148A ITTO991148A ITTO991148A0 IT TO991148 A0 ITTO991148 A0 IT TO991148A0 IT 99TO001148 A IT99TO001148 A IT 99TO001148A IT TO991148 A ITTO991148 A IT TO991148A IT TO991148 A0 ITTO991148 A0 IT TO991148A0
Authority
IT
Italy
Prior art keywords
electronic device
testing
manufacturing
information
wire connections
Prior art date
Application number
IT99TO001148A
Other languages
English (en)
Inventor
Filippo Marino
Salvatore Capici
Original Assignee
St Microelectronics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectronics Srl filed Critical St Microelectronics Srl
Priority to IT1999TO001148A priority Critical patent/IT1311277B1/it
Publication of ITTO991148A0 publication Critical patent/ITTO991148A0/it
Priority to US09/747,172 priority patent/US6525916B2/en
Publication of ITTO991148A1 publication Critical patent/ITTO991148A1/it
Application granted granted Critical
Publication of IT1311277B1 publication Critical patent/IT1311277B1/it
Priority to US10/337,153 priority patent/US7263759B2/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2853Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/4952Additional leads the additional leads being a bump or a wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49004Electrical device making including measuring or testing of device or component part
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
IT1999TO001148A 1999-12-23 1999-12-23 Dispositivo elettronico con collegamenti a doppio filo, metodo difabbricazione di tale dispositivo elettronico e metodo di verifica IT1311277B1 (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT1999TO001148A IT1311277B1 (it) 1999-12-23 1999-12-23 Dispositivo elettronico con collegamenti a doppio filo, metodo difabbricazione di tale dispositivo elettronico e metodo di verifica
US09/747,172 US6525916B2 (en) 1999-12-23 2000-12-21 Electronic device with double-wire bonding, manufacturing method thereof, and method for checking intactness of bonding wires of this electronic device
US10/337,153 US7263759B2 (en) 1999-12-23 2003-01-02 Methods of manufacturing and testing bonding wires

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT1999TO001148A IT1311277B1 (it) 1999-12-23 1999-12-23 Dispositivo elettronico con collegamenti a doppio filo, metodo difabbricazione di tale dispositivo elettronico e metodo di verifica

Publications (3)

Publication Number Publication Date
ITTO991148A0 true ITTO991148A0 (it) 1999-12-23
ITTO991148A1 ITTO991148A1 (it) 2001-06-23
IT1311277B1 IT1311277B1 (it) 2002-03-12

Family

ID=11418331

Family Applications (1)

Application Number Title Priority Date Filing Date
IT1999TO001148A IT1311277B1 (it) 1999-12-23 1999-12-23 Dispositivo elettronico con collegamenti a doppio filo, metodo difabbricazione di tale dispositivo elettronico e metodo di verifica

Country Status (2)

Country Link
US (2) US6525916B2 (it)
IT (1) IT1311277B1 (it)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3639226B2 (ja) * 2001-07-05 2005-04-20 松下電器産業株式会社 半導体集積回路装置、実装基板および実装体
DE10316357B4 (de) * 2002-10-25 2005-02-10 Semikron Elektronik Gmbh Verfahren zur Überwachung von Leistungshalbleiterbauelementen
TWI245125B (en) * 2004-07-26 2005-12-11 Au Optronics Corp An electrical measurement apparatus and method thereof in the bonding process
JP2008078628A (ja) * 2006-08-25 2008-04-03 Canon Inc 電子モジュールおよびその製造方法
JP4962762B2 (ja) * 2006-08-30 2012-06-27 ブラザー工業株式会社 画像形成装置及びその断線検査方法
DE102006049324A1 (de) * 2006-10-19 2008-04-30 Austriamicrosystems Ag Halbleiterkörper und Verfahren zum Testen eines Halbleiterkörpers
CN109765479B (zh) * 2019-01-28 2021-10-01 合肥京东方视讯科技有限公司 一种电路板缺件检测装置和方法
DE102021202583A1 (de) 2021-03-17 2022-09-22 Robert Bosch Gesellschaft mit beschränkter Haftung Verfahren zur Überprüfung von Mehrfachbondverbindungen

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303400A (en) * 1961-07-25 1967-02-07 Fairchild Camera Instr Co Semiconductor device complex
US3264562A (en) * 1961-09-28 1966-08-02 Warwick Electronics Inc Plural bridge system for simultaneously testing a plurality of interconnected circuit elements
US3250992A (en) * 1962-03-30 1966-05-10 Rca Corp System which includes means for automatically checking connections during the wiring of electrical equipment
US4591659A (en) * 1983-12-22 1986-05-27 Trw Inc. Multilayer printed circuit board structure
FR2560437B1 (fr) * 1984-02-28 1987-05-29 Citroen Sa Procede de report a plat d'elements de puissance sur un reseau conducteur par brasage de leurs connexions
US5684332A (en) * 1994-05-27 1997-11-04 Advanced Semiconductor Engineering, Inc. Method of packaging a semiconductor device with minimum bonding pad pitch and packaged device therefrom
US5745990A (en) * 1995-06-06 1998-05-05 Vlsi Technology, Inc. Titanium boride and titanium silicide contact barrier formation for integrated circuits
US5751015A (en) * 1995-11-17 1998-05-12 Micron Technology, Inc. Semiconductor reliability test chip
EP0909117B1 (en) * 1997-10-08 2006-01-04 Delphi Technologies, Inc. Method of making thick film circuits
JPH11160356A (ja) * 1997-11-25 1999-06-18 Matsushita Electric Ind Co Ltd ウェハ一括型測定検査用プローブカードおよびセラミック多層配線基板ならびにそれらの製造方法

Also Published As

Publication number Publication date
US6525916B2 (en) 2003-02-25
US7263759B2 (en) 2007-09-04
US20010019169A1 (en) 2001-09-06
IT1311277B1 (it) 2002-03-12
ITTO991148A1 (it) 2001-06-23
US20030099074A1 (en) 2003-05-29

Similar Documents

Publication Publication Date Title
DE69932023D1 (de) Piezoelektrisches Leuchtelement, elektronische Anzeigevorrichtung und dessen Herstellungsverfahren
DE60030703D1 (de) Informationsaufzeichnungselement und herstellungsverfahren
ATE386356T1 (de) Verteileranschlussmodul für die telekommunikations- und datentechnik
DE60105873D1 (de) Halbleiterspeicherherstellungssystem und -verfahren
DE60039270D1 (de) Elektronisches Ticket, elektronische Börse und Informationsterminal
DE60143827D1 (de) Anzeigevorrichtung und Informationsendgerät
DE60044974D1 (de) Mehrschichtige leiterplatte und leiterplatten-herstellungsmethode
GB0104260D0 (en) Electronic device and information management method
IT1316871B1 (it) Dispositivo elettronico integrato monoliticamente e relativo processodi fabbricazione
DE50003179D1 (de) Elektrisches verbindungsverfahren und verbindungsstelle
DE60133481D1 (de) Informationsverarbeitungseinrichtung, elektronische einrichtung, informationsverarbeitungsverfahren und medium
FR2774397B1 (fr) Alliage fer-cobalt
DE69941200D1 (de) Elektrolumineszente Vorrichtung und Herstellungsverfahren
DE60134108D1 (de) Eine elektronische Komponente und zugehöriges Herstellungsverfahren
FI20002405A0 (fi) Menetelmä älytarran valmistamiseksi sekä älytarra
DE60214805D1 (de) Referenzgeneratorschaltung und -verfahren für nichtflüchtige Speicheranordnungen
ITTO991148A0 (it) Dispositivo elettronico con collegamenti a doppio filo, metodo di fabb ricazione di tale dispositivo elettronico e metodo di verifica dell'in
DE69518973D1 (de) Elektronische Schaltung mit mehreren Banddrähten, Herstellungsmethode und Testverfahren des Banddrahtzusammenhangs
DE69940237D1 (de) Harzverkapselte elektronische Bauteile und deren Herstellungsverfahren
DE60035477D1 (de) Elektromagnetischer Wandler und zugehöriges Herstellungsverfahren
KR970004011A (ko) 반도체기억장치 및 그 제조방법
FR2818782B1 (fr) Taximetre electronique
IT1301880B1 (it) Circuito elettronico di memoria e corrispondente metodo difabbricazione
DE60018686D1 (de) CAD-Datenkompressionsvorrichtung und -verfahren
DE59900337D1 (de) Herstellungsverfahren und -vorrichtung für gewickelte teigprodukte