ITMI913187A0 - Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate - Google Patents

Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate

Info

Publication number
ITMI913187A0
ITMI913187A0 IT91MI3187A ITMI913187A ITMI913187A0 IT MI913187 A0 ITMI913187 A0 IT MI913187A0 IT 91MI3187 A IT91MI3187 A IT 91MI3187A IT MI913187 A ITMI913187 A IT MI913187A IT MI913187 A0 ITMI913187 A0 IT MI913187A0
Authority
IT
Italy
Prior art keywords
writing
self
circuit structure
distributed registers
timed
Prior art date
Application number
IT91MI3187A
Other languages
English (en)
Inventor
David Moloney
Gianfranco Vai
Maurizio Zuffada
Giorgio Betti
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to ITMI913187A priority Critical patent/IT1252017B/it
Publication of ITMI913187A0 publication Critical patent/ITMI913187A0/it
Priority to EP19920203580 priority patent/EP0544370A3/en
Priority to US07/979,960 priority patent/US5408436A/en
Priority to JP4315028A priority patent/JPH05241782A/ja
Publication of ITMI913187A1 publication Critical patent/ITMI913187A1/it
Application granted granted Critical
Publication of IT1252017B publication Critical patent/IT1252017B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
  • Logic Circuits (AREA)
ITMI913187A 1991-11-28 1991-11-28 Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate IT1252017B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
ITMI913187A IT1252017B (it) 1991-11-28 1991-11-28 Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate
EP19920203580 EP0544370A3 (en) 1991-11-28 1992-11-20 Circuit structure having distributed registers with self-timed reading and writing operations
US07/979,960 US5408436A (en) 1991-11-28 1992-11-23 Circuit structure having distributed registers with self-timed reading and writing operations
JP4315028A JPH05241782A (ja) 1991-11-28 1992-11-25 自己時間調整の下で読出し及び書込み動作をする分散形レジスタを持つ回路構成

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI913187A IT1252017B (it) 1991-11-28 1991-11-28 Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate

Publications (3)

Publication Number Publication Date
ITMI913187A0 true ITMI913187A0 (it) 1991-11-28
ITMI913187A1 ITMI913187A1 (it) 1993-05-28
IT1252017B IT1252017B (it) 1995-05-27

Family

ID=11361211

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI913187A IT1252017B (it) 1991-11-28 1991-11-28 Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate

Country Status (4)

Country Link
US (1) US5408436A (it)
EP (1) EP0544370A3 (it)
JP (1) JPH05241782A (it)
IT (1) IT1252017B (it)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0135231B1 (ko) * 1994-08-23 1998-04-22 김주용 고속 테스트 기능을 갖는 메모리 소자
US5633605A (en) * 1995-05-24 1997-05-27 International Business Machines Corporation Dynamic bus with singular central precharge
KR100256902B1 (ko) * 1997-06-24 2000-05-15 김영환 반도체 메모리 소자의 제어회로

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58186827A (ja) * 1982-04-23 1983-10-31 Oki Electric Ind Co Ltd マイクロプロセツサ
JPS60179993A (ja) * 1984-02-27 1985-09-13 Toshiba Corp ランダムアクセスメモリ
EP0206743A3 (en) * 1985-06-20 1990-04-25 Texas Instruments Incorporated Zero fall-through time asynchronous fifo buffer with nonambiguous empty/full resolution
US5018111A (en) * 1988-12-27 1991-05-21 Intel Corporation Timing circuit for memory employing reset function
JPH0373495A (ja) * 1989-02-15 1991-03-28 Ricoh Co Ltd 半導体メモリ装置
US5084839A (en) * 1990-02-05 1992-01-28 Harris Corporation Variable length shift register
KR930006622B1 (ko) * 1990-09-04 1993-07-21 삼성전자 주식회사 반도체 메모리장치

Also Published As

Publication number Publication date
EP0544370A2 (en) 1993-06-02
JPH05241782A (ja) 1993-09-21
US5408436A (en) 1995-04-18
IT1252017B (it) 1995-05-27
ITMI913187A1 (it) 1993-05-28
EP0544370A3 (en) 1993-11-10

Similar Documents

Publication Publication Date Title
DE69227604T2 (de) Rückwärts kompatible Rechnerarchitektur mit erweiterten Wortbreiten und Adressraum
DE69432133T2 (de) Datenprozessor mit Cache-Speicher
DE69130312T2 (de) Dateisystem mit Schreib/Lesespeicher und einmaligen Schreib- und mehrmaligen Lese-speicher
DE69228360T2 (de) Registerlesekontrolle
KR860004466A (ko) 고속읽기 및 쓰기용 시프트레지스터를 갖춘 반도체 메모리장치
DE3851099T2 (de) Erweiterbarer Schreib- und Lesespeicher mit Vielfach-Ein-Ausgabe-Einheit.
DE69033416D1 (de) Hauptspeicherkarten mit Einzelbit-Setz- und Rücksetz-Funktion
DE69400402D1 (de) Integrierte Speicherschaltung mit verbesserter Lesezeit
DE69423307T2 (de) Halbleiterspeicher mit einer sehr schnellen und niedrigen Leistungsdatenschreib und Datenleseschaltung
DE69228510D1 (de) Elektronische Registrierkasse
DE69021956D1 (de) Strahlungsempfindliche Halbleiteranordnung und Lese- oder Schreibeinheit mit einer derartigen strahlungsempfindlichen Halbleiteranordnung.
ITMI913187A0 (it) Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate
DE69417077D1 (de) Festwertspeicher
DE4207085B8 (de) Datenleseschaltkreis
DE69130967T2 (de) Rechnerspeicheranordnung
DE69019136D1 (de) Schreib- und/oder Leseanordnung.
KR930015978U (ko) 데이타 판독회로
DE68927853D1 (de) Informationsverarbeitungsvorrichtung mit Cache-Speicher
DE69212698D1 (de) Lichtempfindliche Vorrichtung mit nebeneinanderliegenden Leseregistern
KR930018611U (ko) 메인 메모리 및 캐시 메모리 회로
KR940006978U (ko) 독서대겸용 필통
KR880006919U (ko) 데이터의 독출 및 기입회로
KR920014648U (ko) 독서대
ITAR920021A0 (it) Dispositivo di lettura/scrittura a testine e struttura che le contiene
KR930001329U (ko) 캐쉬 메모리 피기 보드를 구비한 정보처리기기

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971129