IT997484B - Metodo per costruire apparati a circuiti integrati - Google Patents

Metodo per costruire apparati a circuiti integrati

Info

Publication number
IT997484B
IT997484B IT83407/73A IT8340773A IT997484B IT 997484 B IT997484 B IT 997484B IT 83407/73 A IT83407/73 A IT 83407/73A IT 8340773 A IT8340773 A IT 8340773A IT 997484 B IT997484 B IT 997484B
Authority
IT
Italy
Prior art keywords
array
programming
testing
electrical impulses
integrated circuit
Prior art date
Application number
IT83407/73A
Other languages
English (en)
Original Assignee
Quebec Centre Rech Ind
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Quebec Centre Rech Ind filed Critical Quebec Centre Rech Ind
Application granted granted Critical
Publication of IT997484B publication Critical patent/IT997484B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49004—Electrical device making including measuring or testing of device or component part

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
IT83407/73A 1972-07-28 1973-07-26 Metodo per costruire apparati a circuiti integrati IT997484B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA148,232A CA948705A (en) 1972-07-28 1972-07-28 Method for making an integrated circuit apparatus

Publications (1)

Publication Number Publication Date
IT997484B true IT997484B (it) 1975-12-30

Family

ID=4093989

Family Applications (1)

Application Number Title Priority Date Filing Date
IT83407/73A IT997484B (it) 1972-07-28 1973-07-26 Metodo per costruire apparati a circuiti integrati

Country Status (15)

Country Link
US (1) US3810301A (it)
JP (1) JPS506294A (it)
AU (1) AU5811273A (it)
BE (1) BE802822A (it)
BR (1) BR7305732D0 (it)
CA (1) CA948705A (it)
DD (1) DD105688A5 (it)
DE (1) DE2338251A1 (it)
ES (1) ES417338A1 (it)
FR (1) FR2195070A1 (it)
GB (1) GB1436004A (it)
IL (1) IL42844A (it)
IN (1) IN137750B (it)
IT (1) IT997484B (it)
NL (1) NL7310280A (it)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038648A (en) * 1974-06-03 1977-07-26 Chesley Gilman D Self-configurable circuit structure for achieving wafer scale integration
JPS5528160B2 (it) * 1974-12-16 1980-07-25
US3969670A (en) * 1975-06-30 1976-07-13 International Business Machines Corporation Electron beam testing of integrated circuits
US4007452A (en) * 1975-07-28 1977-02-08 Intel Corporation Wafer scale integration system
US4118858A (en) * 1976-04-19 1978-10-10 Texas Instruments Incorporated Method of making an electronic calculator
US4081898A (en) * 1976-04-19 1978-04-04 Texas Instruments Incorporated Method of manufacturing an electronic calculator utilizing a flexible carrier
JPS5735342A (en) * 1980-08-13 1982-02-25 Hitachi Ltd Manufacturing method of large scale integrated circuit
DE3122984A1 (de) * 1981-06-10 1983-01-27 Siemens AG, 1000 Berlin und 8000 München Verfahren zur kennzeichnung von halbleiterchips und kennzeichenbarer helbleiterchip
US4601019B1 (en) * 1983-08-31 1997-09-30 Texas Instruments Inc Memory with redundancy
US4703436A (en) * 1984-02-01 1987-10-27 Inova Microelectronics Corporation Wafer level integration technique
JPH084110B2 (ja) * 1985-03-30 1996-01-17 株式会社日立製作所 半導体装置及びその製造方法
US4719411A (en) * 1985-05-13 1988-01-12 California Institute Of Technology Addressable test matrix for measuring analog transfer characteristics of test elements used for integrated process control and device evaluation
EP0240864A3 (en) * 1986-04-03 1989-05-24 Hewlett-Packard Company High-yield semiconductor memory devices
US4816422A (en) * 1986-12-29 1989-03-28 General Electric Company Fabrication of large power semiconductor composite by wafer interconnection of individual devices
US4855253A (en) * 1988-01-29 1989-08-08 Hewlett-Packard Test method for random defects in electronic microstructures
DE69226150T2 (de) * 1991-11-05 1999-02-18 Hsu Fu Chieh Redundanzarchitektur für Schaltungsmodul
US5831467A (en) * 1991-11-05 1998-11-03 Monolithic System Technology, Inc. Termination circuit with power-down mode for use in circuit module architecture
US5498990A (en) * 1991-11-05 1996-03-12 Monolithic System Technology, Inc. Reduced CMOS-swing clamping circuit for bus lines
EP0654168B1 (en) 1992-08-10 2001-10-31 Monolithic System Technology, Inc. Fault-tolerant hierarchical bus system
US6624648B2 (en) * 1993-11-16 2003-09-23 Formfactor, Inc. Probe card assembly
US20020053734A1 (en) 1993-11-16 2002-05-09 Formfactor, Inc. Probe card assembly and kit, and methods of making same
US6246247B1 (en) 1994-11-15 2001-06-12 Formfactor, Inc. Probe card assembly and kit, and methods of using same
US6483328B1 (en) * 1995-11-09 2002-11-19 Formfactor, Inc. Probe card for probing wafers with raised contact elements
US6479887B1 (en) 1998-08-31 2002-11-12 Amkor Technology, Inc. Circuit pattern tape for wafer-scale production of chip size semiconductor packages
US6428641B1 (en) * 1998-08-31 2002-08-06 Amkor Technology, Inc. Method for laminating circuit pattern tape on semiconductor wafer
JP3055104B2 (ja) * 1998-08-31 2000-06-26 亜南半導体株式会社 半導体パッケ―ジの製造方法
US6738307B2 (en) * 2002-05-13 2004-05-18 Hewlett-Packard Development Company, L.P. Address structure and methods for multiple arrays of data storage memory
KR100761755B1 (ko) * 2005-02-28 2007-09-28 삼성전자주식회사 입출력 비트구조를 조절할 수 있는 반도체 메모리 장치

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3423822A (en) * 1967-02-27 1969-01-28 Northern Electric Co Method of making large scale integrated circuit
US3715735A (en) * 1970-12-14 1973-02-06 Monolithic Memories Inc Segmentized memory module and method of making same

Also Published As

Publication number Publication date
IL42844A0 (en) 1973-10-25
AU5811273A (en) 1975-01-16
NL7310280A (it) 1974-01-30
US3810301A (en) 1974-05-14
BR7305732D0 (pt) 1974-08-29
ES417338A1 (es) 1976-03-01
CA948705A (en) 1974-06-04
FR2195070A1 (it) 1974-03-01
BE802822A (fr) 1973-11-16
GB1436004A (en) 1976-05-19
DE2338251A1 (de) 1974-02-07
IN137750B (it) 1975-09-13
DD105688A5 (it) 1974-05-05
JPS506294A (it) 1975-01-22
IL42844A (en) 1976-09-30

Similar Documents

Publication Publication Date Title
IT997484B (it) Metodo per costruire apparati a circuiti integrati
JPS55501003A (it)
DE3586397D1 (de) Halbleiterspeicher mit testmustergenerator.
ATE73236T1 (de) Sechstorreflektometer-pruefanordnung.
ES8303554A1 (es) Perfeccionamientos en aparatos de electrorevestimento.
CH547500A (de) Einrichtung zum feststellen von isolationsfehlern an einer isolierten elektrischen einrichtung.
AT329641B (de) Schaltungsanordnung zur prufung von vierdrahtverbindungen zwischen zwei miteinander zu verbindenden schaltstellen in einem zentral gesteuerten fernmeldenetz
EP0140155A3 (de) Prüfungseinrichtung zur Fehlererkennung bei gedoppelten Schaltungen, insbesondere Prozessoren eines Fernsprechvermittlungssystems
CA891180A (en) Apparatus and methods for forming circuit substrate through holes and terminal pin connections
JPS56161650A (en) Semiconductor element for appraisement
IE35317B1 (en) Method and apparatus for diagnosing faults in electronic assemblies
JPH067605Y2 (ja) インターホン装置の施工用ターミナル
JPS6471140A (en) Semiconductor device
JPS5276588A (en) Duplicated selective operation detecting method
GB1322182A (en) Testing of apparatus
CA2016179A1 (en) One out of n checking apparatus and method
DK123122B (da) Fremgangsmåde og apparat til prøvning af kommutatorankre til elektriske maskiner.
JPS52143708A (en) Signal line test system
JPS52149404A (en) Busy and non-busy detecting system for telephone subscribing lines
AU2125870A (en) Method of manufacturing photovoltaic cells comprising a chalogenide of cadmium anda chalogenide of copper, and photovoltaic cells manufactured by using the method
JPS6384012A (ja) 集積回路
EP0267587A3 (en) Semiconductor memory device with improved cell arrangement
DK142218C (da) Fremgangsmaade til signalering mellem digitale abonnentstationer,en tilhoerende koncentrator og en formidlingsplads i et pcm-tidsmultiplekstelenet
JPS645056A (en) Photoelectric converting device
DK128139B (da) Apparat til tilvejebringelse af elektriske forbindelser mellem vilkårlige prøvepunkter i et trykt kredsløb og et prøveapparatur.