IT8523323A0 - Circuito integrato monolitico, in particolare di tipo mos o cmos e processo per la realizzazione ditale circuito. - Google Patents

Circuito integrato monolitico, in particolare di tipo mos o cmos e processo per la realizzazione ditale circuito.

Info

Publication number
IT8523323A0
IT8523323A0 IT8523323A IT2332385A IT8523323A0 IT 8523323 A0 IT8523323 A0 IT 8523323A0 IT 8523323 A IT8523323 A IT 8523323A IT 2332385 A IT2332385 A IT 2332385A IT 8523323 A0 IT8523323 A0 IT 8523323A0
Authority
IT
Italy
Prior art keywords
circuit
creating
monolithic integrated
cmos type
integrated circuit
Prior art date
Application number
IT8523323A
Other languages
English (en)
Other versions
IT1186485B (it
Inventor
Livio Baldi
Paolo Cappelletti
Franco Maggioni
Original Assignee
Sgs Microelettronica Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Microelettronica Spa filed Critical Sgs Microelettronica Spa
Priority to IT23323/85A priority Critical patent/IT1186485B/it
Publication of IT8523323A0 publication Critical patent/IT8523323A0/it
Priority to DE8686830293T priority patent/DE3673777D1/de
Priority to EP86830293A priority patent/EP0226549B1/en
Priority to JP61295058A priority patent/JPH07120653B2/ja
Application granted granted Critical
Publication of IT1186485B publication Critical patent/IT1186485B/it
Priority to US07/289,391 priority patent/US4968645A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688Integrated circuits having a three-dimensional layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76889Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53271Conductive materials containing semiconductor material, e.g. polysilicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/019Contacts of silicides
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/106Masks, special
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/136Resistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
IT23323/85A 1985-12-20 1985-12-20 Circuito integrato monolitico,in particolare di tipo mos o cmos e processo per la realizzazione di tale circuito IT1186485B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT23323/85A IT1186485B (it) 1985-12-20 1985-12-20 Circuito integrato monolitico,in particolare di tipo mos o cmos e processo per la realizzazione di tale circuito
DE8686830293T DE3673777D1 (de) 1985-12-20 1986-10-09 Ein monolithisch integrierter schaltkreis, insbesondere vom mos oder cmos-typ und verfahren zu seiner herstellung.
EP86830293A EP0226549B1 (en) 1985-12-20 1986-10-09 A monolithic integrated circuit, particularly of either the mos or cmos type, and method of manufacturing same
JP61295058A JPH07120653B2 (ja) 1985-12-20 1986-12-12 モノリシック集積回路の製造方法
US07/289,391 US4968645A (en) 1985-12-20 1988-12-15 Method for manufacturing MOS/CMOS monolithic integrated circuits including silicide and polysilicon patterning

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT23323/85A IT1186485B (it) 1985-12-20 1985-12-20 Circuito integrato monolitico,in particolare di tipo mos o cmos e processo per la realizzazione di tale circuito

Publications (2)

Publication Number Publication Date
IT8523323A0 true IT8523323A0 (it) 1985-12-20
IT1186485B IT1186485B (it) 1987-11-26

Family

ID=11206066

Family Applications (1)

Application Number Title Priority Date Filing Date
IT23323/85A IT1186485B (it) 1985-12-20 1985-12-20 Circuito integrato monolitico,in particolare di tipo mos o cmos e processo per la realizzazione di tale circuito

Country Status (5)

Country Link
US (1) US4968645A (it)
EP (1) EP0226549B1 (it)
JP (1) JPH07120653B2 (it)
DE (1) DE3673777D1 (it)
IT (1) IT1186485B (it)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1989003589A1 (en) * 1987-10-08 1989-04-20 Ncr Corporation Integrated circuit contact fabrication process
US5304502A (en) * 1988-11-08 1994-04-19 Yamaha Corporation Process of fabricating semiconductor integrated circuit having conductive strips used as resistor and gate electrode of component transistor
US5126279A (en) * 1988-12-19 1992-06-30 Micron Technology, Inc. Single polysilicon cross-coupled resistor, six-transistor SRAM cell design technique
US5135882A (en) * 1989-07-31 1992-08-04 Micron Technology, Inc. Technique for forming high-value inter-nodal coupling resistance for rad-hard applications in a double-poly, salicide process using local interconnect
US4975386A (en) * 1989-12-22 1990-12-04 Micro Power Systems, Inc. Process enhancement using molybdenum plugs in fabricating integrated circuits
US5151387A (en) 1990-04-30 1992-09-29 Sgs-Thomson Microelectronics, Inc. Polycrystalline silicon contact structure
US5068201A (en) * 1990-05-31 1991-11-26 Sgs-Thomson Microelectronics, Inc. Method for forming a high valued resistive load element and low resistance interconnect for integrated circuits
JPH04355912A (ja) * 1990-08-09 1992-12-09 Seiko Epson Corp 半導体装置及びその製造方法
US5462894A (en) * 1991-08-06 1995-10-31 Sgs-Thomson Microelectronics, Inc. Method for fabricating a polycrystalline silicon resistive load element in an integrated circuit
US5182627A (en) * 1991-09-30 1993-01-26 Sgs-Thomson Microelectronics, Inc. Interconnect and resistor for integrated circuits
US5475266A (en) * 1992-02-24 1995-12-12 Texas Instruments Incorporated Structure for microelectronic device incorporating low resistivity straps between conductive regions
US5266156A (en) * 1992-06-25 1993-11-30 Digital Equipment Corporation Methods of forming a local interconnect and a high resistor polysilicon load by reacting cobalt with polysilicon
JP3396286B2 (ja) * 1994-02-28 2003-04-14 三菱電機株式会社 半導体集積回路装置およびその製造方法
US6740573B2 (en) * 1995-02-17 2004-05-25 Micron Technology, Inc. Method for forming an integrated circuit interconnect using a dual poly process
US5510296A (en) * 1995-04-27 1996-04-23 Vanguard International Semiconductor Corporation Manufacturable process for tungsten polycide contacts using amorphous silicon
US5867087A (en) * 1995-08-24 1999-02-02 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional polysilicon resistor for integrated circuits
US5567644A (en) 1995-09-14 1996-10-22 Micron Technology, Inc. Method of making a resistor
US6008082A (en) * 1995-09-14 1999-12-28 Micron Technology, Inc. Method of making a resistor, method of making a diode, and SRAM circuitry and other integrated circuitry
US5652174A (en) * 1996-05-20 1997-07-29 Taiwan Semiconductor Manufacturing Company Ltd. Unified stacked contact process for static random access memory (SRAM) having polysilicon load resistors
US5883417A (en) * 1996-06-27 1999-03-16 Winbond Electronics Corporation Poly-load resistor for SRAM cell
US6165861A (en) 1998-09-14 2000-12-26 Taiwan Semiconductor Manufacturing Company Integrated circuit polysilicon resistor having a silicide extension to achieve 100% metal shielding from hydrogen intrusion
US20160276156A1 (en) * 2015-03-16 2016-09-22 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and manufacturing process thereof

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3777364A (en) * 1972-07-31 1973-12-11 Fairchild Camera Instr Co Methods for forming metal/metal silicide semiconductor device interconnect system
US4329706A (en) * 1979-03-01 1982-05-11 International Business Machines Corporation Doped polysilicon silicide semiconductor integrated circuit interconnections
JPS5648165A (en) * 1979-09-28 1981-05-01 Hitachi Ltd Preparation of semiconductor device
US4445134A (en) * 1980-12-08 1984-04-24 Ibm Corporation Conductivity WSi2 films by Pt preanneal layering
US4398335A (en) * 1980-12-09 1983-08-16 Fairchild Camera & Instrument Corporation Multilayer metal silicide interconnections for integrated circuits
US4446613A (en) * 1981-10-19 1984-05-08 Intel Corporation Integrated circuit resistor and method of fabrication
US4443930A (en) * 1982-11-30 1984-04-24 Ncr Corporation Manufacturing method of silicide gates and interconnects for integrated circuits
US4569122A (en) * 1983-03-09 1986-02-11 Advanced Micro Devices, Inc. Method of forming a low resistance quasi-buried contact
JPS59210658A (ja) * 1983-05-16 1984-11-29 Nec Corp 半導体装置の製造方法
US4519126A (en) * 1983-12-12 1985-05-28 Rca Corporation Method of fabricating high speed CMOS devices
JPS60130844A (ja) * 1983-12-20 1985-07-12 Toshiba Corp 半導体装置の製造方法
US4581815A (en) * 1984-03-01 1986-04-15 Advanced Micro Devices, Inc. Integrated circuit structure having intermediate metal silicide layer and method of making same
US4621276A (en) * 1984-05-24 1986-11-04 Texas Instruments Incorporated Buried contacts for N and P channel devices in an SOI-CMOS process using a single N+polycrystalline silicon layer
US4604789A (en) * 1985-01-31 1986-08-12 Inmos Corporation Process for fabricating polysilicon resistor in polycide line
JPS6240761A (ja) * 1985-08-15 1987-02-21 Toshiba Corp 読み出し専用半導体記憶装置およびその製造方法

Also Published As

Publication number Publication date
JPH07120653B2 (ja) 1995-12-20
DE3673777D1 (de) 1990-10-04
EP0226549A1 (en) 1987-06-24
JPS62154778A (ja) 1987-07-09
US4968645A (en) 1990-11-06
EP0226549B1 (en) 1990-08-29
IT1186485B (it) 1987-11-26

Similar Documents

Publication Publication Date Title
IT8523323A0 (it) Circuito integrato monolitico, in particolare di tipo mos o cmos e processo per la realizzazione ditale circuito.
IT8622486A0 (it) Circuito di ripristino di blocco cmos.
DE3580409D1 (de) Chip-karte und chip-kartenleser.
DE3650258D1 (de) IC-Karte.
DE3688984D1 (de) IC-Karte.
DE3689094T2 (de) IC-Karte.
DE3677522D1 (de) Chipkarte.
DE3750770T2 (de) Integrierte Schaltung in Hauptscheibentechnik.
DE3677686D1 (de) Ic-karte.
IT8620456A0 (it) Rastrelliera pieghevole per cacciaviti e simili.
DE3777497D1 (de) Herstellungsverfahren fuer gestapelte mos-bauelemente.
DE3779786D1 (de) Logisches mos-dominogatter.
DE3682239D1 (de) Chipkarte.
DE3782515D1 (de) Maleimid-harze und verbundgegenstaenden hergestellt aus diesen harzen.
DE3680774D1 (de) Integriertes halbleiterbauelement.
DE3676259D1 (de) Geschuetzte mos-transistorschaltung.
DE3784285D1 (de) Integrierte komplementaere mos-schaltung.
DE3685341D1 (de) Speicher-cmos-dekodier- und antriebsschaltung.
DE3684364D1 (de) Integrierte halbleiterschaltung.
DE3583113D1 (de) Integrierte halbleiterschaltungsanordnung in polycell-technik.
DE3782519T2 (de) Hitzehaertende organopolysiloxanzusammensetzung.
FI842152A (fi) Matningsanordning vid skoerdare.
DE3869104D1 (de) Einschalt-ruecksetzschaltung fuer eine integrierte schaltung in mos-technik.
DE3684222D1 (de) Cmos-integrierte verzoegerungsschaltung.
DE3685983T2 (de) Integrierte halbleiteranordnung.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19961227