IT1243878B - Circuito di ritardo di segnale - Google Patents

Circuito di ritardo di segnale

Info

Publication number
IT1243878B
IT1243878B IT02192790A IT2192790A IT1243878B IT 1243878 B IT1243878 B IT 1243878B IT 02192790 A IT02192790 A IT 02192790A IT 2192790 A IT2192790 A IT 2192790A IT 1243878 B IT1243878 B IT 1243878B
Authority
IT
Italy
Prior art keywords
delay circuit
signal delay
signal
circuit
delay
Prior art date
Application number
IT02192790A
Other languages
English (en)
Other versions
IT9021927A0 (it
IT9021927A1 (it
Inventor
Yun-Seung Sin
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of IT9021927A0 publication Critical patent/IT9021927A0/it
Publication of IT9021927A1 publication Critical patent/IT9021927A1/it
Application granted granted Critical
Publication of IT1243878B publication Critical patent/IT1243878B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H03K5/134—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices with field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting
    • H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/0028—Layout of the delay element using varicaps, e.g. gate capacity of a FET with specially defined threshold, as delaying capacitors
IT02192790A 1990-07-20 1990-10-30 Circuito di ritardo di segnale IT1243878B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900011076A KR930006228B1 (ko) 1990-07-20 1990-07-20 신호지연회로

Publications (3)

Publication Number Publication Date
IT9021927A0 IT9021927A0 (it) 1990-10-30
IT9021927A1 IT9021927A1 (it) 1992-04-30
IT1243878B true IT1243878B (it) 1994-06-28

Family

ID=19301497

Family Applications (1)

Application Number Title Priority Date Filing Date
IT02192790A IT1243878B (it) 1990-07-20 1990-10-30 Circuito di ritardo di segnale

Country Status (8)

Country Link
US (1) US5130564A (it)
JP (1) JP2795356B2 (it)
KR (1) KR930006228B1 (it)
CN (1) CN1026543C (it)
DE (1) DE4034458A1 (it)
FR (1) FR2665036B1 (it)
GB (1) GB2246256B (it)
IT (1) IT1243878B (it)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5764093A (en) * 1981-11-28 1998-06-09 Advantest Corporation Variable delay circuit
JPH0555881A (ja) * 1991-08-27 1993-03-05 Toshiba Corp 遅延回路
US5530400A (en) * 1991-11-29 1996-06-25 General Instruments Corp. Transistor circuit with transistor characteristic sensor
FR2696061B1 (fr) * 1992-09-22 1994-12-02 Rainard Jean Luc Procédé pour retarder temporellement un signal et circuit à retard correspondant.
JPH0758207A (ja) * 1993-08-20 1995-03-03 Fujitsu Ltd データ保持タイミング調整回路及びこれを含む半導体集積回路
TW253083B (it) * 1993-10-05 1995-08-01 Advanced Micro Devices Inc
US5696464A (en) * 1993-10-22 1997-12-09 At&T Global Information Solutions Company Output driver adaptable to power supply variation
US5500818A (en) * 1993-10-29 1996-03-19 Sun Microsystems, Inc. Method and apparatus for providing accurate T(on) and T(off) times for the output of a memory array
US5563543A (en) * 1994-12-14 1996-10-08 Philips Electronics North America Corporation Low-voltage BiCMOS digital delay chain suitable for operation over a wide power supply range
US5644262A (en) * 1995-02-24 1997-07-01 Intel Corporation Digitally controlled capacitive load
US5724095A (en) * 1995-10-03 1998-03-03 Omnivision Technologies Inc. Charge amplifier for MOS imaging array and method of making same
US5714907A (en) * 1996-07-29 1998-02-03 Intel Corporation Apparatus for providing digitally-adjustable floating MOS capacitance
JP3338758B2 (ja) * 1997-02-06 2002-10-28 日本電気株式会社 遅延回路
US6275178B1 (en) * 2000-01-27 2001-08-14 Motorola, Inc. Variable capacitance voltage shifter and amplifier and a method for amplifying and shifting voltage
DE10021867A1 (de) * 2000-05-05 2001-11-15 Infineon Technologies Ag Spannungsgesteuerte Kapazität
JP4959046B2 (ja) * 2000-08-08 2012-06-20 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2002124858A (ja) * 2000-08-10 2002-04-26 Nec Corp 遅延回路および方法
US6624680B2 (en) * 2000-12-29 2003-09-23 Texas Instruments Incorporated Reduction of propagation delay dependence on supply voltage in a digital circuit
US6828654B2 (en) * 2001-12-27 2004-12-07 Broadcom Corporation Thick oxide P-gate NMOS capacitor for use in a phase-locked loop circuit and method of making same
JP3866594B2 (ja) 2002-03-15 2007-01-10 Ｎｅｃエレクトロニクス株式会社 遅延回路と半導体記憶装置及び半導体記憶装置の制御方法
WO2004088834A1 (ja) * 2003-03-27 2004-10-14 Fujitsu Limited 温度変動を改善するバラクタ容量
WO2004102805A1 (ja) * 2003-05-13 2004-11-25 Fujitsu Limited 遅延回路
US7057435B2 (en) * 2003-05-30 2006-06-06 Regents Of The University Of California Distributed delay-locked-based clock and data recovery systems
KR100510531B1 (ko) * 2003-06-04 2005-08-26 삼성전자주식회사 동작 전원전압에 둔감한 지연 스테이지 및 이를 구비하는지연회로
US7068089B2 (en) * 2004-05-28 2006-06-27 Wionics Research Digitally programmable I/Q phase offset compensation
US7181710B2 (en) * 2004-06-28 2007-02-20 Lsi Logic Corporation Device for estimating cell delay from a table with added voltage swing
TWI330946B (en) * 2007-03-12 2010-09-21 Via Tech Inc Phase-locked loop and compound mos capacitor thereof
TWI358902B (en) * 2007-12-31 2012-02-21 Ind Tech Res Inst Signal delay circuit
CN101557211B (zh) * 2009-04-30 2011-05-18 上海新茂半导体有限公司 时序信号源电路
JP2010273186A (ja) * 2009-05-22 2010-12-02 Renesas Electronics Corp 遅延回路
KR101097441B1 (ko) * 2009-12-29 2011-12-23 주식회사 하이닉스반도체 반도체 집적회로
US20120306567A1 (en) * 2011-05-31 2012-12-06 Taiwan Semiconductor Manufacturing Company, Ltd. Adjustable capacitance structure
US9264027B1 (en) 2013-03-14 2016-02-16 Integrated Device Technology, Inc. Process compensated delay
EP3182589A1 (en) * 2015-12-17 2017-06-21 IMEC vzw Delay control circuit
CN108880519B (zh) * 2018-06-29 2020-07-03 复旦大学 一种压控电容型非对称延时器
US10776550B1 (en) * 2019-04-14 2020-09-15 Mediatek Inc. Integrated circuit having timing fixing circuit that introduces no short-circuit current under normal operation and associated timing fixing cell in cell library
KR20220141938A (ko) 2021-04-13 2022-10-21 삼성전자주식회사 송신기, 그것을 갖는 데이터 통신 장치, 및 그것의 데이터 전송 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56122526A (en) * 1980-03-03 1981-09-26 Fujitsu Ltd Semiconductor integrated circuit
US4334324A (en) * 1980-10-31 1982-06-08 Rca Corporation Complementary symmetry FET frequency converter circuits
US4572970A (en) * 1982-11-19 1986-02-25 Motorola, Inc. Miller capacitance effect eliminator for use with a push-pull amplifier output stage
JPS59214319A (ja) * 1983-05-13 1984-12-04 Advantest Corp 遅延装置
US4710654A (en) * 1983-09-05 1987-12-01 Hitachi, Ltd. Delay circuit including an improved CR integrator circuit
US4700089A (en) * 1984-08-23 1987-10-13 Fujitsu Limited Delay circuit for gate-array LSI
JPS61109312A (ja) * 1984-11-02 1986-05-27 Nec Ic Microcomput Syst Ltd 信号遅延回路
NL8503331A (nl) * 1985-12-03 1987-07-01 Philips Nv Geintegreerde schakeling bevattende een lastkapaciteit en geintegreerde referentiebron.
JPH0681029B2 (ja) * 1985-12-27 1994-10-12 株式会社東芝 出力回路装置
US4792705A (en) * 1986-03-14 1988-12-20 Western Digital Corporation Fast switching charge pump
JPS6374211A (ja) * 1986-09-17 1988-04-04 Fujitsu Ltd 遅延回路
KR910005794B1 (ko) * 1988-06-09 1991-08-03 삼성전자 주식회사 반도체 시간 지연소자
US5013932A (en) * 1989-06-26 1991-05-07 Dallas Semiconductor Corporation Waveshaping subsystem using converter and delay lines

Also Published As

Publication number Publication date
FR2665036A1 (fr) 1992-01-24
GB9028237D0 (en) 1991-02-13
GB2246256A (en) 1992-01-22
KR930006228B1 (ko) 1993-07-09
DE4034458C2 (it) 1992-05-07
FR2665036B1 (fr) 1996-03-29
KR920003649A (ko) 1992-02-29
CN1026543C (zh) 1994-11-09
GB2246256B (en) 1994-08-31
IT9021927A0 (it) 1990-10-30
JPH0478220A (ja) 1992-03-12
CN1058497A (zh) 1992-02-05
US5130564A (en) 1992-07-14
JP2795356B2 (ja) 1998-09-10
IT9021927A1 (it) 1992-04-30
DE4034458A1 (de) 1992-02-06

Similar Documents

Publication Publication Date Title
IT1243878B (it) Circuito di ritardo di segnale
DE69308978D1 (de) Verzögerungsschaltung
DE69118953T2 (de) Pufferschaltung
DE69024638D1 (de) Aktivierungsschaltung
DE69131531D1 (de) Integrierschaltung
DE69119152T2 (de) Schaltungsanordnung
DE69317350D1 (de) Vergleichsschaltung
DE69216663D1 (de) Schaltkreis
DE69115551D1 (de) Pufferschaltung
NO930097L (no) Synkroniserende delekrets
NO178316C (no) Forsinkelseskrets
DE69121756T2 (de) Asynchrone Verzögerungsschaltung
IT9067404A0 (it) circuito
DE69323684T2 (de) Verzögerungsschaltung
DK0489194T3 (da) Kredsløbsarrangement
DE69126401T2 (de) Pufferschaltung
KR920014051U (ko) 신호지연 타이머 회로
DE69119363D1 (de) Halteschaltung
KR910019095U (ko) 시그날 온 딜레이 타이머 회로
KR920020384U (ko) 분주회로
DK186890D0 (da) Koblingskreds
KR930016745U (ko) 디지탈신호 지연회로
IT9021806A0 (it) Circuito survoltore devoltore
KR910020871U (ko) 블랭크-스킵회로
KR930016779U (ko) 신호 분주회로

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971029