IT1216087B - Sistema di memoria con selezione predittiva di modulo. - Google Patents

Sistema di memoria con selezione predittiva di modulo.

Info

Publication number
IT1216087B
IT1216087B IT8819773A IT1977388A IT1216087B IT 1216087 B IT1216087 B IT 1216087B IT 8819773 A IT8819773 A IT 8819773A IT 1977388 A IT1977388 A IT 1977388A IT 1216087 B IT1216087 B IT 1216087B
Authority
IT
Italy
Prior art keywords
memory system
module selection
predictive module
predictive
selection
Prior art date
Application number
IT8819773A
Other languages
English (en)
Other versions
IT8819773A0 (it
Inventor
Ferruccio Zulian
Enrico Porro
Original Assignee
Honeywell Bull Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Spa filed Critical Honeywell Bull Spa
Priority to IT8819773A priority Critical patent/IT1216087B/it
Publication of IT8819773A0 publication Critical patent/IT8819773A0/it
Priority to DE68916563T priority patent/DE68916563T2/de
Priority to EP89103357A priority patent/EP0332910B1/en
Priority to US07/316,068 priority patent/US5060188A/en
Application granted granted Critical
Publication of IT1216087B publication Critical patent/IT1216087B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
IT8819773A 1988-03-15 1988-03-15 Sistema di memoria con selezione predittiva di modulo. IT1216087B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
IT8819773A IT1216087B (it) 1988-03-15 1988-03-15 Sistema di memoria con selezione predittiva di modulo.
DE68916563T DE68916563T2 (de) 1988-03-15 1989-02-25 Speicheranordnung mit Vorhersage der Bausteinauswahl.
EP89103357A EP0332910B1 (en) 1988-03-15 1989-02-25 Memory system having predictive module selection
US07/316,068 US5060188A (en) 1988-03-15 1989-02-27 System using registers for maintaining data address and class information from previous module accesses for predictive memory module selection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8819773A IT1216087B (it) 1988-03-15 1988-03-15 Sistema di memoria con selezione predittiva di modulo.

Publications (2)

Publication Number Publication Date
IT8819773A0 IT8819773A0 (it) 1988-03-15
IT1216087B true IT1216087B (it) 1990-02-22

Family

ID=11161105

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8819773A IT1216087B (it) 1988-03-15 1988-03-15 Sistema di memoria con selezione predittiva di modulo.

Country Status (4)

Country Link
US (1) US5060188A (it)
EP (1) EP0332910B1 (it)
DE (1) DE68916563T2 (it)
IT (1) IT1216087B (it)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04143819A (ja) 1989-12-15 1992-05-18 Hitachi Ltd 消費電力制御方法、半導体集積回路装置およびマイクロプロセツサ
US5392414A (en) * 1992-06-30 1995-02-21 Sun Microsystems, Inc. Rapid data retrieval from data storage structures using prior access predictive annotations
US5588128A (en) * 1993-04-02 1996-12-24 Vlsi Technology, Inc. Dynamic direction look ahead read buffer
US5548739A (en) * 1993-11-04 1996-08-20 Sun Microsystems, Inc. Method and apparatus for rapidly retrieving data from a physically addressed data storage structure using address page crossing predictive annotations
US5603010A (en) * 1995-12-28 1997-02-11 Intel Corporation Performing speculative system memory reads prior to decoding device code
EP0811921B1 (en) * 1996-06-06 2003-02-05 Motorola, Inc. Method for accessing memory
JPH11272509A (ja) * 1998-03-24 1999-10-08 Nec Ic Microcomput Syst Ltd 半導体集積回路
US6253276B1 (en) * 1998-06-30 2001-06-26 Micron Technology, Inc. Apparatus for adaptive decoding of memory addresses
FR2808605B1 (fr) * 2000-05-02 2003-10-10 Canon Kk Procede et dispositif de transfert de donnees entre deux memoires
FR2823874B1 (fr) * 2001-04-20 2003-10-31 St Microelectronics Sa Procede d'adressage de memoire optimise
US8250295B2 (en) 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US7289386B2 (en) 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US8787060B2 (en) 2010-11-03 2014-07-22 Netlist, Inc. Method and apparatus for optimizing driver load in a memory package
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
US9336164B2 (en) * 2012-10-04 2016-05-10 Applied Micro Circuits Corporation Scheduling memory banks based on memory access patterns
WO2015017356A1 (en) 2013-07-27 2015-02-05 Netlist, Inc. Memory module with local synchronization
US10956078B2 (en) * 2018-03-27 2021-03-23 EMC IP Holding Company LLC Storage system with loopback replication process providing object-dependent slice assignment
US10866969B2 (en) 2018-03-28 2020-12-15 EMC IP Holding Company LLC Storage system with loopback replication process providing unique identifiers for collision-free object pairing

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4156905A (en) * 1974-02-28 1979-05-29 Ncr Corporation Method and apparatus for improving access speed in a random access memory
US4042913A (en) * 1976-04-30 1977-08-16 International Business Machines Corporation Address key register load/store instruction system
US4296467A (en) * 1978-07-03 1981-10-20 Honeywell Information Systems Inc. Rotating chip selection technique and apparatus
DE2842548A1 (de) * 1978-09-29 1980-04-10 Siemens Ag Programmierbare speicherschutzlogik fuer mikroprozessorsysteme
FR2443723A1 (fr) * 1978-12-06 1980-07-04 Cii Honeywell Bull Dispositif de reduction du temps d'acces aux informations contenues dans une memoire d'un systeme de traitement de l'information
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system
JPS5943786B2 (ja) * 1979-03-30 1984-10-24 パナフアコム株式会社 記憶装置のアクセス方式
US4323965A (en) * 1980-01-08 1982-04-06 Honeywell Information Systems Inc. Sequential chip select decode apparatus and method
US4408273A (en) * 1980-05-27 1983-10-04 International Business Machines Corporation Method and means for cataloging data sets using dual keyed data sets and direct pointers
IT1153611B (it) * 1982-11-04 1987-01-14 Honeywell Inf Systems Procedimento di mappatura della memoria in sistema di elaborazione dati
US4531200A (en) * 1982-12-02 1985-07-23 International Business Machines Corporation Indexed-indirect addressing using prefix codes
US4809156A (en) * 1984-03-19 1989-02-28 Trw Inc. Address generator circuit
CA1234224A (en) * 1985-05-28 1988-03-15 Boleslav Sykora Computer memory management system
US4763244A (en) * 1986-01-15 1988-08-09 Motorola, Inc. Paged memory management unit capable of selectively supporting multiple address spaces
US4821185A (en) * 1986-05-19 1989-04-11 American Telephone And Telegraph Company I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
US4803621A (en) * 1986-07-24 1989-02-07 Sun Microsystems, Inc. Memory access system
US4831522A (en) * 1987-02-17 1989-05-16 Microlytics, Inc. Circuit and method for page addressing read only memory
US4961172A (en) * 1988-08-11 1990-10-02 Waferscale Integration, Inc. Decoder for a memory address bus
US4932001A (en) * 1988-10-12 1990-06-05 Advanced Micro Devices, Inc. Reducing power consumption in on-chip memory devices

Also Published As

Publication number Publication date
DE68916563D1 (de) 1994-08-11
EP0332910B1 (en) 1994-07-06
EP0332910A2 (en) 1989-09-20
US5060188A (en) 1991-10-22
IT8819773A0 (it) 1988-03-15
DE68916563T2 (de) 1994-12-22
EP0332910A3 (en) 1991-03-27

Similar Documents

Publication Publication Date Title
IT1216087B (it) Sistema di memoria con selezione predittiva di modulo.
NO166019C (no) Hukommelses-system.
DE68911044D1 (de) Halbleiterspeicher.
DE68923165D1 (de) Bild-im-Bild-Systeme.
DE3885408D1 (de) Nichtflüchtige Speicherzelle.
NL191814C (nl) Halfgeleidergeheugeninrichting.
DE69019551D1 (de) Speicheranordnungen.
DE68923505D1 (de) Halbleiterspeicheranordnung.
DE3889097D1 (de) Halbleiterspeicheranordnung.
DE68902193D1 (de) Datenspeicheranordnung.
DE68918367D1 (de) Halbleiterspeicheranordnung.
DE3851445D1 (de) Durch Direktspeicherzugriff gesteuertes System.
DE68918193D1 (de) Halbleiterspeicher.
DE68923624D1 (de) Halbleiterspeicheranordnung.
DE3869158D1 (de) Speicher-leseschaltung.
DE3852131D1 (de) Speicherkarte.
DE3887823D1 (de) Halbleiterspeicher.
NL194627B (nl) Halfgeleidergeheugen met vooraf ingestelde gegevensfunctie.
DE68919402D1 (de) Speicherkarte.
NL194178B (nl) Halfgeleidergeheugeneenheid.
DE68924080D1 (de) Halbleiterspeichervorrichtung.
IT1213030B (it) Sistema di memoria ottico avente capacita' allargata.
DE3787226D1 (de) Festspeichersteuerung.
ES2020943B3 (es) Sistema de control de memoria buffer.
DE69023455D1 (de) Wortdekodierungsschema für Speichermatrizen.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19990331