IT1166587B - Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate - Google Patents

Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate

Info

Publication number
IT1166587B
IT1166587B IT19484/79A IT1948479A IT1166587B IT 1166587 B IT1166587 B IT 1166587B IT 19484/79 A IT19484/79 A IT 19484/79A IT 1948479 A IT1948479 A IT 1948479A IT 1166587 B IT1166587 B IT 1166587B
Authority
IT
Italy
Prior art keywords
manufacture
mos transistors
complementary mos
high integration
voltages
Prior art date
Application number
IT19484/79A
Other languages
English (en)
Italian (it)
Other versions
IT7919484A0 (it
Inventor
Gianfranco Cerofolini
Giuseppe Ferla
Original Assignee
Ates Componenti Elettron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ates Componenti Elettron filed Critical Ates Componenti Elettron
Priority to IT19484/79A priority Critical patent/IT1166587B/it
Publication of IT7919484A0 publication Critical patent/IT7919484A0/it
Priority to US06/113,594 priority patent/US4277291A/en
Priority to DE19803002051 priority patent/DE3002051A1/de
Priority to GB8002093A priority patent/GB2047464B/en
Priority to FR8001303A priority patent/FR2447095B1/fr
Application granted granted Critical
Publication of IT1166587B publication Critical patent/IT1166587B/it

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H10W10/0127—
    • H10W10/13—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/07—Guard rings and cmos
IT19484/79A 1979-01-22 1979-01-22 Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate IT1166587B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
IT19484/79A IT1166587B (it) 1979-01-22 1979-01-22 Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
US06/113,594 US4277291A (en) 1979-01-22 1980-01-21 Process for making CMOS field-effect transistors
DE19803002051 DE3002051A1 (de) 1979-01-22 1980-01-21 Verfahren zur herstellung von komplementaeren mos-transistoren hoher integration fuer hohe spannungen
GB8002093A GB2047464B (en) 1979-01-22 1980-01-22 Method of producing complementary mos transistors for high voltage
FR8001303A FR2447095B1 (fr) 1979-01-22 1980-01-22 Procede pour la fabrication de transistors mos complementaires a integration poussee pour tensions elevees

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT19484/79A IT1166587B (it) 1979-01-22 1979-01-22 Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate

Publications (2)

Publication Number Publication Date
IT7919484A0 IT7919484A0 (it) 1979-01-22
IT1166587B true IT1166587B (it) 1987-05-05

Family

ID=11158410

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19484/79A IT1166587B (it) 1979-01-22 1979-01-22 Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate

Country Status (5)

Country Link
US (1) US4277291A (enExample)
DE (1) DE3002051A1 (enExample)
FR (1) FR2447095B1 (enExample)
GB (1) GB2047464B (enExample)
IT (1) IT1166587B (enExample)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3071380D1 (en) * 1979-05-31 1986-03-13 Fujitsu Ltd Method of producing a semiconductor device
NL8003612A (nl) * 1980-06-23 1982-01-18 Philips Nv Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze.
US4345366A (en) * 1980-10-20 1982-08-24 Ncr Corporation Self-aligned all-n+ polysilicon CMOS process
FR2507013A1 (fr) * 1981-06-02 1982-12-03 Efcis Procede de separation entre composants elementaires dans un circuit integre et application a une structure de transistors cmos
DE3133841A1 (de) * 1981-08-27 1983-03-17 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen
US4411058A (en) * 1981-08-31 1983-10-25 Hughes Aircraft Company Process for fabricating CMOS devices with self-aligned channel stops
US4426766A (en) 1981-10-21 1984-01-24 Hughes Aircraft Company Method of fabricating high density high breakdown voltage CMOS devices
US4528581A (en) * 1981-10-21 1985-07-09 Hughes Aircraft Company High density CMOS devices with conductively interconnected wells
US4435896A (en) 1981-12-07 1984-03-13 Bell Telephone Laboratories, Incorporated Method for fabricating complementary field effect transistor devices
US4422885A (en) * 1981-12-18 1983-12-27 Ncr Corporation Polysilicon-doped-first CMOS process
US4442591A (en) * 1982-02-01 1984-04-17 Texas Instruments Incorporated High-voltage CMOS process
US4613885A (en) * 1982-02-01 1986-09-23 Texas Instruments Incorporated High-voltage CMOS process
US4450021A (en) * 1982-02-22 1984-05-22 American Microsystems, Incorporated Mask diffusion process for forming Zener diode or complementary field effect transistors
US4435895A (en) * 1982-04-05 1984-03-13 Bell Telephone Laboratories, Incorporated Process for forming complementary integrated circuit devices
IT1210872B (it) * 1982-04-08 1989-09-29 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate.
US4412375A (en) * 1982-06-10 1983-11-01 Intel Corporation Method for fabricating CMOS devices with guardband
US4474624A (en) * 1982-07-12 1984-10-02 Intel Corporation Process for forming self-aligned complementary source/drain regions for MOS transistors
US4480375A (en) * 1982-12-09 1984-11-06 International Business Machines Corporation Simple process for making complementary transistors
US4476621A (en) * 1983-02-01 1984-10-16 Gte Communications Products Corporation Process for making transistors with doped oxide densification
EP0123384A1 (en) * 1983-02-25 1984-10-31 Western Digital Corporation Complementary insulated gate field effect integrated circuit structure and process for fabricating the structure
US4471523A (en) * 1983-05-02 1984-09-18 International Business Machines Corporation Self-aligned field implant for oxide-isolated CMOS FET
US4574467A (en) * 1983-08-31 1986-03-11 Solid State Scientific, Inc. N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US5292671A (en) * 1987-10-08 1994-03-08 Matsushita Electric Industrial, Co., Ltd. Method of manufacture for semiconductor device by forming deep and shallow regions
GB2237445B (en) * 1989-10-04 1994-01-12 Seagate Microelectron Ltd A semiconductor device fabrication process
US5328866A (en) * 1992-09-21 1994-07-12 Siliconix Incorporated Low temperature oxide layer over field implant mask
US5439842A (en) * 1992-09-21 1995-08-08 Siliconix Incorporated Low temperature oxide layer over field implant mask
US5372955A (en) * 1993-08-02 1994-12-13 United Microelectronics Corporation Method of making a device with protection from short circuits between P and N wells
US5525535A (en) * 1995-07-26 1996-06-11 United Microelectronics Corporation Method for making doped well and field regions on semiconductor substrates for field effect transistors using liquid phase deposition of oxides
US5861330A (en) * 1997-05-07 1999-01-19 International Business Machines Corporation Method and structure to reduce latch-up using edge implants
KR100272176B1 (ko) * 1998-09-30 2000-12-01 김덕중 Bicdmos 소자의 제조방법
KR101800783B1 (ko) * 2016-10-14 2017-11-23 서강대학교 산학협력단 실리콘 카바이드 기반의 트랜지스터 및 이를 제조하는 방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3750268A (en) * 1971-09-10 1973-08-07 Motorola Inc Poly-silicon electrodes for c-igfets
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
GB1503017A (en) * 1974-02-28 1978-03-08 Tokyo Shibaura Electric Co Method of manufacturing semiconductor devices
JPS5286083A (en) * 1976-01-12 1977-07-16 Hitachi Ltd Production of complimentary isolation gate field effect transistor
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process
US4135955A (en) * 1977-09-21 1979-01-23 Harris Corporation Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation
US4149915A (en) * 1978-01-27 1979-04-17 International Business Machines Corporation Process for producing defect-free semiconductor devices having overlapping high conductivity impurity regions

Also Published As

Publication number Publication date
GB2047464A (en) 1980-11-26
GB2047464B (en) 1983-05-25
DE3002051A1 (de) 1980-07-31
FR2447095A1 (fr) 1980-08-14
FR2447095B1 (fr) 1985-11-22
US4277291A (en) 1981-07-07
IT7919484A0 (it) 1979-01-22
DE3002051C2 (enExample) 1989-02-02

Similar Documents

Publication Publication Date Title
IT1166587B (it) Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
IT1115542B (it) Processo per la fabbricazione di transistori fet di potenza
IT8019615A0 (it) Processo per la fabbricazione di circuiti integrati.
IT1165429B (it) Processo di fabbricazione di dispositivi mos
IT1063564B (it) Processo di fabbricazione di transistori ad effetto di campo e bipolari integrati
IT1165083B (it) Processo perfezionato per la fabbricazione di transistori bipolari
IT1149834B (it) Processo di fabbricazione di circuiti integrati
IT8220661A0 (it) Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate.
IT1160290B (it) Transistore bipolare e relativo processo di fabbricazione
IT1084774B (it) Processo per fabbricare transistore ad effetto di campo e bipolari sullo stesso chip semiconduttore
DE69031447D1 (de) Verfahren zur Herstellung von MIS-Halbleiterbauelementen
IT8023688A0 (it) Processo di fabbricazione di circuiti semiconduttori.
IT1118012B (it) Processo perfezionato per la fabbricazione di circuiti integrati
DE69014707D1 (de) Verfahren zur Herstellung von CMOS-Feldeffekt-Transistoren.
IT7827014A0 (it) Processo di fabbricazione di circuiti semiconduttori integrati.
IT1072852B (it) Processo per la fabbricazione di transistori ad effetto di campo
IT1115356B (it) Processo per la fabbricazione di microcircuiti
IT1115346B (it) Processo perfezionato per la fabbricazione di transistori ad effetto di campo
IT7925570A0 (it) Processo per la produzione di diesterediammidi.
IT8022186A0 (it) Processo per la fabbricazione di circuiti stampati.
IT1141189B (it) Processo per la fabbricazione di sfere di gomma spugnosa
IT1213192B (it) Processo per la fabbricazione di transistori ad effetto di campo agate isolato (igfet) ad elevata velocita' di risposta in circuiti integrati ad alta densita'.
BR7901976A (pt) Processo para fabricar corpos de carbureto de silicio
IT7826753A0 (it) Processo per la fabbricazione di o-fenilendiammina.
IT7925761A0 (it) Processo per la preparazione di l-alfa-glicerilfosforilcolina.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19960129