FR2447095B1 - Procede pour la fabrication de transistors mos complementaires a integration poussee pour tensions elevees - Google Patents
Procede pour la fabrication de transistors mos complementaires a integration poussee pour tensions eleveesInfo
- Publication number
- FR2447095B1 FR2447095B1 FR8001303A FR8001303A FR2447095B1 FR 2447095 B1 FR2447095 B1 FR 2447095B1 FR 8001303 A FR8001303 A FR 8001303A FR 8001303 A FR8001303 A FR 8001303A FR 2447095 B1 FR2447095 B1 FR 2447095B1
- Authority
- FR
- France
- Prior art keywords
- manufacture
- high voltages
- complementary transistors
- integrated mos
- push integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0188—Manufacturing their isolation regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H10W10/0127—
-
- H10W10/13—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/07—Guard rings and cmos
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT19484/79A IT1166587B (it) | 1979-01-22 | 1979-01-22 | Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2447095A1 FR2447095A1 (fr) | 1980-08-14 |
| FR2447095B1 true FR2447095B1 (fr) | 1985-11-22 |
Family
ID=11158410
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR8001303A Expired FR2447095B1 (fr) | 1979-01-22 | 1980-01-22 | Procede pour la fabrication de transistors mos complementaires a integration poussee pour tensions elevees |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4277291A (enExample) |
| DE (1) | DE3002051A1 (enExample) |
| FR (1) | FR2447095B1 (enExample) |
| GB (1) | GB2047464B (enExample) |
| IT (1) | IT1166587B (enExample) |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3071380D1 (en) * | 1979-05-31 | 1986-03-13 | Fujitsu Ltd | Method of producing a semiconductor device |
| NL8003612A (nl) * | 1980-06-23 | 1982-01-18 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd door toepassing van deze werkwijze. |
| US4345366A (en) * | 1980-10-20 | 1982-08-24 | Ncr Corporation | Self-aligned all-n+ polysilicon CMOS process |
| FR2507013A1 (fr) * | 1981-06-02 | 1982-12-03 | Efcis | Procede de separation entre composants elementaires dans un circuit integre et application a une structure de transistors cmos |
| DE3133841A1 (de) * | 1981-08-27 | 1983-03-17 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen |
| US4411058A (en) * | 1981-08-31 | 1983-10-25 | Hughes Aircraft Company | Process for fabricating CMOS devices with self-aligned channel stops |
| US4426766A (en) | 1981-10-21 | 1984-01-24 | Hughes Aircraft Company | Method of fabricating high density high breakdown voltage CMOS devices |
| US4528581A (en) * | 1981-10-21 | 1985-07-09 | Hughes Aircraft Company | High density CMOS devices with conductively interconnected wells |
| US4435896A (en) | 1981-12-07 | 1984-03-13 | Bell Telephone Laboratories, Incorporated | Method for fabricating complementary field effect transistor devices |
| US4422885A (en) * | 1981-12-18 | 1983-12-27 | Ncr Corporation | Polysilicon-doped-first CMOS process |
| US4442591A (en) * | 1982-02-01 | 1984-04-17 | Texas Instruments Incorporated | High-voltage CMOS process |
| US4613885A (en) * | 1982-02-01 | 1986-09-23 | Texas Instruments Incorporated | High-voltage CMOS process |
| US4450021A (en) * | 1982-02-22 | 1984-05-22 | American Microsystems, Incorporated | Mask diffusion process for forming Zener diode or complementary field effect transistors |
| US4435895A (en) * | 1982-04-05 | 1984-03-13 | Bell Telephone Laboratories, Incorporated | Process for forming complementary integrated circuit devices |
| IT1210872B (it) * | 1982-04-08 | 1989-09-29 | Ates Componenti Elettron | Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate. |
| US4412375A (en) * | 1982-06-10 | 1983-11-01 | Intel Corporation | Method for fabricating CMOS devices with guardband |
| US4474624A (en) * | 1982-07-12 | 1984-10-02 | Intel Corporation | Process for forming self-aligned complementary source/drain regions for MOS transistors |
| US4480375A (en) * | 1982-12-09 | 1984-11-06 | International Business Machines Corporation | Simple process for making complementary transistors |
| US4476621A (en) * | 1983-02-01 | 1984-10-16 | Gte Communications Products Corporation | Process for making transistors with doped oxide densification |
| EP0123384A1 (en) * | 1983-02-25 | 1984-10-31 | Western Digital Corporation | Complementary insulated gate field effect integrated circuit structure and process for fabricating the structure |
| US4471523A (en) * | 1983-05-02 | 1984-09-18 | International Business Machines Corporation | Self-aligned field implant for oxide-isolated CMOS FET |
| US4574467A (en) * | 1983-08-31 | 1986-03-11 | Solid State Scientific, Inc. | N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel |
| US4717683A (en) * | 1986-09-23 | 1988-01-05 | Motorola Inc. | CMOS process |
| US5292671A (en) * | 1987-10-08 | 1994-03-08 | Matsushita Electric Industrial, Co., Ltd. | Method of manufacture for semiconductor device by forming deep and shallow regions |
| GB2237445B (en) * | 1989-10-04 | 1994-01-12 | Seagate Microelectron Ltd | A semiconductor device fabrication process |
| US5328866A (en) * | 1992-09-21 | 1994-07-12 | Siliconix Incorporated | Low temperature oxide layer over field implant mask |
| US5439842A (en) * | 1992-09-21 | 1995-08-08 | Siliconix Incorporated | Low temperature oxide layer over field implant mask |
| US5372955A (en) * | 1993-08-02 | 1994-12-13 | United Microelectronics Corporation | Method of making a device with protection from short circuits between P and N wells |
| US5525535A (en) * | 1995-07-26 | 1996-06-11 | United Microelectronics Corporation | Method for making doped well and field regions on semiconductor substrates for field effect transistors using liquid phase deposition of oxides |
| US5861330A (en) * | 1997-05-07 | 1999-01-19 | International Business Machines Corporation | Method and structure to reduce latch-up using edge implants |
| KR100272176B1 (ko) * | 1998-09-30 | 2000-12-01 | 김덕중 | Bicdmos 소자의 제조방법 |
| KR101800783B1 (ko) * | 2016-10-14 | 2017-11-23 | 서강대학교 산학협력단 | 실리콘 카바이드 기반의 트랜지스터 및 이를 제조하는 방법 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3750268A (en) * | 1971-09-10 | 1973-08-07 | Motorola Inc | Poly-silicon electrodes for c-igfets |
| US3853633A (en) * | 1972-12-04 | 1974-12-10 | Motorola Inc | Method of making a semi planar insulated gate field-effect transistor device with implanted field |
| GB1503017A (en) * | 1974-02-28 | 1978-03-08 | Tokyo Shibaura Electric Co | Method of manufacturing semiconductor devices |
| JPS5286083A (en) * | 1976-01-12 | 1977-07-16 | Hitachi Ltd | Production of complimentary isolation gate field effect transistor |
| US4013484A (en) * | 1976-02-25 | 1977-03-22 | Intel Corporation | High density CMOS process |
| US4135955A (en) * | 1977-09-21 | 1979-01-23 | Harris Corporation | Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation |
| US4149915A (en) * | 1978-01-27 | 1979-04-17 | International Business Machines Corporation | Process for producing defect-free semiconductor devices having overlapping high conductivity impurity regions |
-
1979
- 1979-01-22 IT IT19484/79A patent/IT1166587B/it active
-
1980
- 1980-01-21 US US06/113,594 patent/US4277291A/en not_active Expired - Lifetime
- 1980-01-21 DE DE19803002051 patent/DE3002051A1/de active Granted
- 1980-01-22 FR FR8001303A patent/FR2447095B1/fr not_active Expired
- 1980-01-22 GB GB8002093A patent/GB2047464B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| GB2047464A (en) | 1980-11-26 |
| GB2047464B (en) | 1983-05-25 |
| DE3002051A1 (de) | 1980-07-31 |
| FR2447095A1 (fr) | 1980-08-14 |
| US4277291A (en) | 1981-07-07 |
| IT1166587B (it) | 1987-05-05 |
| IT7919484A0 (it) | 1979-01-22 |
| DE3002051C2 (enExample) | 1989-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FR2447095B1 (fr) | Procede pour la fabrication de transistors mos complementaires a integration poussee pour tensions elevees | |
| FR2525030B1 (fr) | Procede pour la fabrication de transistors mos complementaires dans des circuits integres a haute densite pour tensions elevees | |
| FR2508704B1 (fr) | Procede de fabrication de transistors bipolaires integres de tres petites dimensions | |
| FR2490403B1 (fr) | Nouveau procede de fabrication de circuits integres | |
| FR2597485B1 (fr) | Procede pour la fabrication de cyclodextrines modifiees. | |
| RO79844A (ro) | Procedeu de fabricare a fosgenului | |
| FR2301092A1 (fr) | Procede de fabrication d'un semi-conducteur et semi-conducteur obtenu | |
| FR2518908B1 (fr) | Procede de fabrication de comprimes pour filieres d'etirage en diamant | |
| DE3370243D1 (en) | Photolithographic process for fabricating thin film transistors | |
| BE838332R (fr) | Procede de fabrication d'un succedane d'amuse-geule | |
| FR2484702B1 (fr) | Procede pour la fabrication de jonction pn de semi-conducteurs | |
| FR2523567B1 (fr) | Procede de fabrication de sulfate de potassium | |
| LU79546A1 (fr) | Procede de fabrication de compositions cimentaires | |
| FR2302499A1 (fr) | Procede pour la fabrication de revete | |
| FR2326779A1 (fr) | Procede de fabrication de circuits integres | |
| BE887826A (fr) | Procede de fabrication de composes cimentaires | |
| FR2537969B1 (fr) | Procede de fabrication de miroirs | |
| BE891335A (fr) | Enlevement de matieres organiques pour la fabrication de circuits imprimes | |
| FR2301378A1 (fr) | Procede de fabrication d'ele | |
| FR2339955A1 (fr) | Procede de fabrication d'un circuit integre | |
| FR2516908B1 (fr) | Procede de fabrication d'anhydrite synthetique tres finement cristallisee | |
| BE878885A (fr) | Procede pour la fabrication de monofilaments | |
| BE878982A (fr) | Procede de fabrication de protease | |
| FR2601039B1 (fr) | Procede pour la fabrication de fontes de type perlitique | |
| BE862306A (fr) | Procede de fabrication d'isocyanates aliphatiques |